REGISTER now for FREE 
|
FREE patent keyword monitoring and additional FREE benefits. REGISTER now for FREE
|
|
|
Data Processing: Software Development, Installation, And Management > Software Program Development Tool (e.g., Integrated Case Tool Or Stand-alone Development Tool) > Translation Of Code > Compiling Code > Optimization > Code Restructuring > Including Loop Including LoopIncluding Loop patent applications listed are from June 2005 to current and include Date, Patent Application Number, Patent Title, Patent Abstract summary and are linked to the corresponding patent application page.07/19/07 - 20070169061 - Run-time parallelization of loops in computer programs using bit vectors Parallelization of loops is performed for loops having indirect loop index variables and embedded conditional statements in the loop body. Loops having any finite number of array variables in the loop body, and any finite number of indirect loop index variables can be parallelized. There are two particular limitations of ... 07/19/07 - 20070169060 - Production optimization This invention relates to a system and a method for optimization of the process performance of a web-processing machine, in particular a machine for the production or further processing of paper, paperboard or tissue, including the following steps: storage of specific data of a component on a data storage unit ... 07/19/07 - 20070169059 - Compiler method for extracting and accelerator template program This invention describes a compilation method of extracting and implementing an accelerator control program from an application source code in a processor based system. The application source code comprises arrays and loops. The input application source code is sequential, with loop, branch and call control structures, while the generated output ... 07/19/07 - 20070169058 - Method and system for versioning codes based on relative alignment for single instruction multiple data units A method and system for generating efficient versioned codes for single instruction multiple data units whose memory systems have alignment constraints. The system creates multiple versions of codes based on relative alignments of the data streams involved in the computation. The system also analyzes characteristics of relative alignments (e.g. compile-time ... 07/19/07 - 20070169057 - Mechanism to restrict parallelization of loops A computer implemented method, computer usable program code, and a system for parallelizing a loop. A parameter that will be used to limit parallelization of the loop is identified to limit parallelization of the loop. The parameter specifies a minimum number of loop iterations that a thread should execute. The ... 07/19/07 - 20070169056 - Blocking of nested loops having feedback or feedforward indexes A method and apparatus for to blocking nested loops having feedback or feedforward indexing. An embodiment of a method includes receiving a computer code segment, the segment including a first inner loop and a second outer loop, the inner loop being within the outer loop and the inn loops having ... 03/29/07 - 20070074196 - Compiler apparatus A compiler apparatus that improves the performance of loop processing. The compiler apparatus translates a C program that includes a loop into a machine language program, and includes: a movement judgment unit that judges whether or not an instruction which is positioned outside of the loop of the C program ... 03/29/07 - 20070074195 - Data transformations for streaming applications on multiprocessors Methods for optimizing stream operator processing by creating a system of inequalities to describe a multi-dimensional polyhedron, solving the system by projecting the polyhedron into a space of one fewer dimensions, and mapping the solution into the stream program. Other program optimization methods based on affine partitioning are also described ... 11/02/06 - 20060248520 - Program conversion device and program conversion method A compiler which improves the processing speed of a program execution without needlessly issuing an instruction that has a possibility of causing an interlock is targeted at a processor having an instruction that has a possibility of causing an interlock when the instruction is executed, the compiler causing a computer ... 03/02/06 - 20060048124 - Extension of swing modulo scheduling to evenly distribute uniform strongly connected components A method, apparatus, and computer instructions for scheduling instructions for execution. Identify a series of instructions in a loop, wherein the series of instructions has a cyclic data dependency. Determine whether the series of instructions is a uniform series of instructions. Schedule execution of the uniform series of instructions within ... 03/02/06 - 20060048123 - Modification of swing modulo scheduling to reduce register usage A method, apparatus, and computer instructions for optimizing loops in code during swing modulo scheduling of the code. Nodes in the data dependency graph are given a prioritized ordering for placement, using height/depth as the primary prioritization characteristic. When a node is selected with highest priority based on height/depth the ... 03/02/06 - 20060048122 - Method, system and computer program product for hierarchical loop optimization of machine executable code A common infrastructure for performing a wide variety of loop optimization transformations, and providing a set of high-level loop optimization related “building blocks” that considerably reduce the amount of code required for implementing loop optimizations. Compile-time performance is improved due to reducing the need to rebuild the control flow, where ... 03/02/06 - 20060048121 - Method and apparatus for a generic language interface to apply loop optimization transformations A generic language interface is provided to apply a number of loop optimization transformations. The language interface includes two new directives. The present invention detects the directives in a computer program, and generates code that has been applied at least one loop transformation based on the directives. ... 03/02/06 - 20060048120 - Fine-grained software-directed data prefetching using integrated high-level and low-level code analysis optimizations A mechanism for minimizing effective memory latency without unnecessary cost through fine-grained software-directed data prefetching using integrated high-level and low-level code analysis and optimizations is provided. The mechanism identifies and classifies streams, identifies data that is most likely to incur a cache miss, exploits effective hardware prefetching to determine the ... 03/02/06 - 20060048119 - Method and system for auto parallelization of zero-trip loops through induction variable substitution A method and system of auto parallelization of zero-trip loops that substitutes a nested basic linear induction variable by exploiting a parallelizing compiler is provided. Provided is a use of a max{0,N} variable for loop iterations in case of no information is known about the value of N, for a ... 09/08/05 - 20050198627 - Loop transformation for speculative parallel threads Sequential loops in computer programs may be identified and transformed into speculative parallel threads based on partitioning dependence graphs of sequential loops into pre-fork and post-fork regions. ... 06/30/05 - 20050144605 - Information processing system and code generation method A source program 206 includes strip-mining directives 401 and 402, which indicates a strip-mining applicable scope including two strip-mining target loops. A compiler converts the strip-mining applicable scope indicated by the strip-mining directives 401 and 402 into two inner loops and an outer loop surrounding the two inner loops, the ... 06/23/05 - 20050138613 - Method and system for code modification based on cache structure A method and system of modifying instructions forming a loop is provided. A method of modifying instructions forming a loop includes modifying instructions forming a loop including: determining static and dynamic characteristics for the instructions; selecting a modification factor for the instructions based on a number of separate equivalent sections ... ### FreshPatents.com Support |