FREE patent keyword monitoring and additional FREE benefits. /images/triangleright (1K) REGISTER now for FREE triangleleft (1K)
Fresh Patents
Monitor Patents Patent Organizer How to File a Provisional Patent Browse Inventors Browse Industry Browse Agents Browse Locations


Error Detection/correction And Fault Detection/recovery > Data Processing System Error Or Fault Handling > Reliability And Availability > Error Detection Or Notification > State Error (i.e., Content Of Instruction, Data, Or Message)

State Error (i.e., Content Of Instruction, Data, Or Message)

State Error (i.e., Content Of Instruction, Data, Or Message) patent applications listed are from June 2005 to current and include Date, Patent Application Number, Patent Title, Patent Abstract summary and are linked to the corresponding patent application page.

11/15/07 - 20070266273 - Operation error detection device, equipment including the device, operation error detection method and equipment evaluation method
An input section (101) receives a manipulation input of a user (50). A biological signal detection section (102) measures an event-related potential of electroencephalogram of the user (50). An operation error judgment section (103) judges using the event-related potential of the electroencephalogram of the user (50) at around 300 ms ...

09/20/07 - 20070220371 - Technique for mapping goal violations to anamolies within a system
A computer and method for problem detection and determination for automated system management in a system, wherein the method comprises monitoring system state, workload, and performance parameters of the system; comparing the monitored parameters against normal system performance behavior of the system, wherein the normal system performance behavior is maintained ...

09/20/07 - 20070220370 - Mechanism to generate functional test cases for service oriented architecture (soa) applications from errors encountered in development and runtime
A method for autonomically detecting and recreating exceptions occurring in a runtime environment during software development/testing. Dynamically-generated code of an exception detecting and recreating (EDR) utility is inserted into the application programming interface (API) entry points to the server to store method call parameter states by either cloning the objects ...

08/23/07 - 20070198874 - Electronic control apparatus for vehicles
An electronic control apparatus for vehicles is provided. The apparatus comprises a volatile memory storing control data therein, a control component performing control necessary to the vehicle using the control data in the volatile memory, and an update component updating the control data in the volatile memory based on controlled ...

08/23/07 - 20070198873 - Method of operation of a microprocessor
The invention relates to a microprocessor and a method of operation thereof. More particularly this invention relates to a microprocessor, having at least three pipeline execution units which operate in lockstep. In an embodiment, the method of operation of a microprocessor accounts for the occurrence of transient faults or Single ...

07/19/07 - 20070168760 - Saving state data in parallel in a multi-processor system
A method, system and program product save state data in a multi-processor system. A problem in the multi-processor system is detected and a statesave thread is spawned for each processor in the system. Each statesave thread directs a processor, in parallel with the other processors to attempt to identify a ...

06/28/07 - 20070150773 - Extensions to sip signaling to indicate spam
SIP signaling may be used to indicate the presence of SPAM on a multimedia network. A new SIP method type, SIP header, extension to an existing header, SIP error code or SDP message, may all be used to indicate that the session is related to SPAM or to communicate the ...

04/12/07 - 20070083798 - System with executing nodes for executing schedules
In a system (1) with storing means (2) for storing schedules (200, 210, 220, 230) and comprising nodes (3-6) for executing the schedules (200, 210, 220, 230), first and second nodes (3, 4) each comprise checking means (302, 402) for checking the storing means (2) in dependence of a node's ...

04/05/07 - 20070079179 - Staggered execution stack for vector processing
In one embodiment, the present invention includes a method for executing an operation on low order portions of first and second source operands using a first execution stack of a processor and executing the operation on high order portions of the first and second source operands using a second execution ...

03/08/07 - 20070055917 - Integrated device
An integrated device able to simplify interconnects up to memories, able to prevent a reduction of performance due to an increase of area and longer interconnects, and able to speed up memory access. An input/output port of a processing module, memory interfaces, and memory banks are connected by connection interconnects ...

02/22/07 - 20070043981 - Methods and devices for detecting and isolating serial bus faults
A method for detecting and isolating serial bus faults. Whether any bus fault has occurred on a serial bus coupled to a device through an isolator is detected. When a bus fault occurs on the serial bus, the isolator is controlled to isolate the device from the serial bus. Whether ...

02/15/07 - 20070038900 - System with executing nodes for executing schedules
In a system (1) with storing means (2) for storing schedules (200, 210, 220, 230) and comprising nodes (3-6) for executing the schedules (200, 210, 220, 230), first and second nodes (3, 4) are primary and secondary nodes and comprise checking means (302, 402) for checking the storing means (2) ...

02/01/07 - 20070028151 - Supervisory operating system for running multiple child operating systems simultaneously and optimizing resource usage
A method and system for supporting simultaneous operation of operating systems on a single integrated circuit. The system includes a supervisory operating system (SOS) managing execution of instructions, each instruction being executable under one of the operating systems; registers grouped into multiple sets of registers, each set maintaining an identity ...

10/26/06 - 20060242472 - Received data compensating device
Provided is a compensating device for a received data can be used in a wide application by a single apparatus for various wiring configurations and transmission media. The compensating device provided between a receiver circuit in a physical layer and a processing device utilizing the received data and including a ...

10/12/06 - 20060230322 - Content processing device
An HDD recording unit records a received content in an HDD unit based on copyright protection information. If restriction information permits compression, the content recorded in the HDD unit can be read and compressed. In this case, the original content recorded in the HDD unit is not deleted even if ...

07/27/06 - 20060168485 - Updating instruction fault status register
In a pipeline architecture, an instruction fault status register (FSR) is used to save the reason for a fault between the time an instruction is fetched and when it is executed. Sequential faults for different reasons cause an overwrite of the FSR and invalid abort codes upon the execution of ...

07/20/06 - 20060161820 - Highly reliable distributed system
The highly reliable distributed system is composed of a communication protocol processing unit which comprises a mailbox for storing a communication message, and executes communication protocol processing between data of an application program and a network controller using the network controller performing network communication of the message in the mailbox; ...

06/15/06 - 20060129897 - Hardware error control method in an instruction control apparatus having an instruction processing suspension unit
In the instruction control apparatus having an instruction processing suspension unit and an error detection unit, in order to improve the reliability of the apparatus, the apparatus is configured in such a way that when an error occurs to certain hardware resources in the instruction processing apparatus, error detection is ...

06/15/06 - 20060129896 - Account data reconciliation
A method and apparatus for correcting account data. First data and second data corresponding to an account are received. The first data is compared to the second data to identify any discrepancy between the first and second data. A possible cause of the discrepancy is automatically identified and the discrepancy ...

03/02/06 - 20060048020 - Subscription-based management and distribution of member-specific state data in a distributed computing system
An apparatus, program product and method utilize distributed coordinating members to distribute member-specific state data to subscribing members in a distributed computing system. Member-specific state data is associated with different subjects, and coordinating members are configured to manage state data associated with particular subjects such that a reporting member that ...

11/17/05 - 20050257102 - Masking within a data processing system having applicability for a development interface
In current real-time debug systems, debug messages are transmitted through a limited bandwidth port (18) from an integrated circuit (10) to an external development system (25). As some integrated circuits (10) become even more densely packed with multiple bus masters (11, 12) and/or multiple busses (16) capable of generating messages, ...

11/10/05 - 20050251708 - Microprocessor comprising error detection means protected against an attack by error injection
A method for monitoring the execution of a sequence of instruction codes in an integrated circuit comprising a central processing unit provided for executing such instruction codes. In one embodiment, the method comprises producing current cumulative signatures during the execution of a sequence, until a final cumulative signature is obtained, ...

11/10/05 - 20050251707 - Mothod and apparatus for implementing assertions in hardware
A method, apparatus, and computer instructions in a processor for checking assertions. A determination by the processor is made as to whether metadata for an assertion is associated with the memory location, in response to detecting a change in data in a memory location. The data to the assertion is ...

11/10/05 - 20050251706 - Method and apparatus for data-aware hardware operations
A method, apparatus, and computer instructions in a processor for checking operations on data. A data type associated with a particular memory location is used to determine if an operation about to be performed on the data in that location is legal. If the operation requires the data to have ...

06/23/05 - 20050138486 - System and method for pre-searching error messages
A system and method for pre-searching a solution database to find potential solutions to customer-generated error reports. An error report received from a customer is parsed to extract keywords pertaining to the subject matter of the reported error. The extracted keywords are then arranged into a query, which is submitted ...



###

FreshPatents.com Support