REGISTER now for FREE 
|
FREE patent keyword monitoring and additional FREE benefits. REGISTER now for FREE
|
|
|
Electrical Computers And Digital Processing Systems: Processing Architectures And Instruction Processing (e.g., Processors) > Processing Architecture Processing ArchitectureProcessing Architecture patent applications listed are from June 2005 to current and include Date, Patent Application Number, Patent Title, Patent Abstract summary and are linked to the corresponding patent application page.09/21/06 - 20060212677 - Multicore processor having active and inactive execution cores Embodiments of a multicore processor having active and inactive execution cores are disclosed. In one embodiment, an apparatus includes a processor having a plurality of execution cores on a single integrated circuit, and a plurality of core identification registers. Each of the plurality of core identification registers corresponds to one ... 09/07/06 - 20060200645 - Apparatus and method for employing cloning for software development The present invention provides a method and apparatus for employing cloning for creating hierarchies of artifacts needed for development of software. The present invention also applies to managing cloning for the maintenance and modification of software artifacts including tracking and propagating the changes to the artifacts. In accordance with the ... 07/13/06 - 20060155954 - Selective macro event recording A method, system and apparatus for selective macro event recording. In accordance with the present invention, events can be selectively included in a macro recording process, even where the events occur across different contexts such as different application windows in different applications. Specifically, once a macro recording session has been ... 06/22/06 - 20060136699 - Apparatus and method for accessing registers in a processor The present invention is generally directed to an apparatus and method for accessing registers within a processor. In accordance with one embodiment, an apparatus and method are provided for a processor in which at least two separate indicia (such as register select lines, register bank identifiers, processor mode identifiers, etc.) ... 06/22/06 - 20060136698 - System and method for managing materials The system for managing materials comprises: a material yard which has a material carry-in port and a material carry-out port, the material yard being divided into a plurality of yard sections which store materials; a plurality of first tags which record data of the materials to be read in a ... 06/01/06 - 20060117163 - High frequency module A high frequency module comprises a layered substrate. Inside the layered substrate, a reception diplexer for processing reception signals and a transmission diplexer for processing transmission signals are provided. The reception diplexer and the transmission diplexer are located in two different regions inside the layered substrate. A conductor portion that ... 05/25/06 - 20060112257 - Microprocessor architected state signature analysis Techniques are disclosed for generating signatures representing modifications to architected state in a microprocessor. A plurality of signals representing a plurality of architected states of a goal microprocessor may be combined to produce a goal architected state signature of the goal microprocessor. The goal microprocessor may be actual or simulated ... 03/09/06 - 20060053269 - System, microcontroller and methods thereof A microcontroller for securing data. The microcontroller may be included within a system. The microcontroller reads first and second data from first and second storages, respectively. The microcontroller compares the read first and second data. The microcontroller permits execution of a command based on a result of the comparison. ... 03/09/06 - 20060053268 - Storing bios in persistent system memory When booting a personal computer, it needs to find instructions immediately to tell it what to run to start up the personal computer. These it finds within the so-called basic input/output system (BIOS) program. Usually the BIOS program is stored in a separate location, for example a ROM. It is ... 02/16/06 - 20060036832 - Virtual computer system and firmware updating method in virtual computer system A virtual computer system includes computers (1, 2) each having a first operating system executed when the virtual computer system is built and a second operating system of when each computer operates individually. Each of the computers (1, 2) comprises a booting unit (35A) for booting the first or second ... 02/09/06 - 20060031658 - Method, apparatus, and computer program product for dynamically tuning a data processing system by identifying and boosting holders of contentious locks A method, apparatus, and computer program product are disclosed for a simultaneous multithreading (SMT) data processing system for modifying the processing of software threads that acquire a contentious software lock. The system includes a processor that is capable of concurrently executing multiple different threads on the processor. The processor is ... 02/02/06 - 20060026387 - Method and system for recognizing instructions and instruction blocks in computer code Various embodiments of the present invention are directed to efficient and robust methods by which virtual-machine monitors can recognize individual instructions and blocks of instructions within guest-operating-system code. In a described embodiment of the present invention, the guest operating system recognizes the instructions by recognizing an overall form, or pattern, ... 01/26/06 - 20060020767 - Data processing system and method for assigning objects to processing units A data processing system has a program module for determining a re-distribution of objects, such as database tables, over processing units of a cluster of processing units, such as in a blade computing environment. An estimate of the required duration for applying the re-distribution is calculated in order to facilitate ... 12/29/05 - 20050289321 - Microprocessor architecture having extendible logic A microprocessor architecture having extendible logic. One or more customized applications are available to the instruction pipeline. The customizable applications may include software, extension logic instruction or register, dynamically configurable hardware logic, or combinations of these. In order to enable the operating system to interface with the customized extension applications, ... 12/22/05 - 20050283586 - Stepping a virtual machine guest A virtual machine extension (VMX) architecture. More particularly, embodiments of the invention relate to a method and apparatus to enable single stepping of a guest application within a microprocessor or group of processing elements. ... 11/03/05 - 20050246514 - Information processing apparatus and method of system control of the apparatus According to one embodiment of the invention, a task management section of an operating system is notified of temperature abnormality by the notification that the rotation rate of the cooling fan reaches a specified rate, it executes measures to reduce the load of the processor: for example, (1) discriminating a ... 10/27/05 - 20050240752 - Thread changeover control apparatus The multi-threading changeover control apparatus of the present invention changes over threads in an information processing device in which a multi-threading method is used, and comprises a thread changeover request unit outputting a thread changeover request signal after a cache miss occurs in which an instruction to be fetched is ... 10/20/05 - 20050235133 - Slip multiple processing method, program and apparatus Slips each having a unique number are inputted and retained in an input queue. Slips of the number corresponding to the multiplicity level of the business-related processing are taken out in the order of older input from the slips retained in the input queue to assign management numbers to the ... 10/13/05 - 20050228968 - Apparatus and method for initializing system global variables by using multiple load/store instructions An apparatus and method for initializing system global variables by using a multiple load/store instruction is disclosed. The apparatus includes: a first storing unit for storing a system global variable initialization function and initialization functions using multiple load/store instruction; a second storing unit for storing a return address; a control ... 10/13/05 - 20050228967 - Methods and apparatus for reducing power dissipation in a multi-processor system Methods and apparatus for monitoring processor tasks and associated processor loads therefor that are allocated to be performed by respective sub-processing units associated with a main processing unit; re-allocating at least some of the tasks based on their associated processor loads such that at least one of the sub-processing units ... 10/13/05 - 20050228966 - Processor system and data processing method A processor system having a fixed processing unit which has a predetermined information processing function, a variable processing unit which has a variable information processing function, and a control unit which controls so as to cause the fixed processing unit to process a provided task, or so as to cause ... 09/29/05 - 20050216698 - Register file A register file is often used within integrated circuitry to temporarily hold data. Sometimes this data needs to be retained within the register file for a period of time, such as when there is a stall operation. Conventional register files have utilized a hold multiplexor to perform such a stall ... 09/22/05 - 20050210220 - Method and system for dual-core processing A processing system includes a first digital signal processor adapted to perform tasks on a first time basis and a second digital signal processor adapted to perform tasks on a second time basis. The second time basis is an integer multiple of the first time basis. This Abstract is provided ... 09/22/05 - 20050210219 - Vliw processsor A VLIW processor comprising a plurality of functional units (1, 3, 5, 7), a distributed register file (9, 11, 13, 15) accessible by the functional units (1, 3, 5, 7), a partially connected communication network (17) for coupling the functional units (1, 3, 5, 7) and selected parts of the ... 09/01/05 - 20050193184 - Configurable processor design apparatus and design method, library optimization method, processor, and fabrication method for semiconductor device including processor A design apparatus for designing a configurable processor for an application, includes an analysis unit that analyzes the content of a program to be executed by the processor; a hardware extension unit that searches the program for a part of the program allowing hardware extension in accordance with the analysis ... 08/25/05 - 20050188177 - Method and apparatus for real-time multithreading A computer architecture, hardware modules, and a software method, collectively referred to as “EVISA,” are described that allow low-overhead multithreading program execution to be performed in such a way as to keep all processors usefully busy and satisfy real-time timing constraints. The architecture can be incorporated into the design of ... 07/21/05 - 20050160251 - System and method for supporting multiple users Systems and methods that support splitting a compute resource from its input/output and sharing among one or more users are provided. In one embodiment, a system that supports one or more user devices may include, for example, a compute engine, a first user device and a second user device. The ... 07/07/05 - 20050149690 - Video codecs, data processing systems and methods for the same Exemplary embodiments of the present invention provide a data processing system which may include a task scheduler for enabling a plurality of independent data processing units to be operable in pipelining streams and/or controlling pipelined operations to be differentiated by tasks, and a memory pool for storing data from the ... 07/07/05 - 20050149689 - Method and apparatus for rescheduling operations in a processor A method and apparatus for enabling an adaptive replay loop in a processor. More particularly, the present invention relates to allowing instructions in the replay loop to change its relative position, thereby decreasing the latency for execution of instructions, resolving dynamic resource conflicts, and also increasing the overall efficiency of ... 06/23/05 - 20050138323 - Accumulator shadow register systems and methods Systems and methods are disclosed for facilitating communication between execution units in a processor. In one embodiment, an integer unit is provided with a set of shadow registers corresponding to each of a plurality of datapath units. Each shadow register is communicatively coupled to a datapath unit, and contains a ... 06/09/05 - 20050125629 - Mechanisms for dynamic configuration of virtual processor resources Mechanisms for dynamically configuring the resources of a virtual multiprocessor are provided. The invention contemplates provision of an apparatus to configure resources for one or more virtual processing elements in a virtual multiprocessor. The apparatus includes a virtual multiprocessor context, one or more virtual processing element contexts, and configuration logic. ... ### FreshPatents.com Support |