|
FREE patent keyword monitoring and additional FREE benefits. |
|
|
Electrical Computers And Digital Processing Systems: Memory > Address Formation > Combining Two Or More Values To Create Address Combining Two Or More Values To Create AddressCombining Two Or More Values To Create Address patent applications listed are from June 2005 to current and include Date, Patent Application Number, Patent Title, Patent Abstract summary and are linked to the corresponding patent application page.09/28/06 - 20060218373 - Processor and method of indirect register read and write operations A processor is operable to carry out a method that comprises accessing a first register based on a program instruction and obtaining a first register-out value, accessing a second register based on the first register-out value and obtaining a second register-out value, and storing the second register-out value into a ... 08/10/06 - 20060179266 - System and method for generating effective address Method, system and computer program product for generating effective addresses in a data processing system. A method, in a data processing system, for generating an effective address includes generating a first portion of the effective address by calculating a first plurality of effective address bits of the effective address, and ... 08/10/06 - 20060179265 - Systems and methods for executing x-form instructions Systems and methods for executing x-form instructions are disclosed. More particularly, hardware and software are disclosed for detecting an x-form store instruction, determining an address from two address operands of the instruction in one execution unit and receiving the store data of a third operand of the instruction from a ... 07/13/06 - 20060155953 - Method and apparatus for accessing multiple vector elements in parallel Vector processing is a suitable technique for processing applications that have large computational demands. Vector processors provide high-level operations that work on vectors, i.e. linear arrays of numbers. Vector operations can be made faster than a sequence of scalar operations on the same number or data items. Typical applications where ... 05/18/06 - 20060107026 - Memory access using multiple sets of address/data lines Methods and apparatus for accessing multiple memory arrays within a memory device using multiple sets of address/data lines are provided. The memory arrays may be accessed independently, using separate addresses, in one mode of operation, and accessed using a common single address in another mode of operation. ... 05/11/06 - 20060101229 - Vectorized table lookup A lookup operation is carried out on a data table by logically dividing the data table into a number of smaller sets of data that can be indexed with a single byte of data. Each set of data consists of two vectors, which constitute the operands for a permute instruction. ... 03/02/06 - 20060047937 - Simd processor and addressing method A single instruction, multiple data (SIMD) processor including a plurality of addressing register sets, used to flexibly calculate effective operand source and destination memory addresses is disclosed. Two or more address generators calculate effective addresses using the register sets. Each register set includes a pointer register, and a scale register. ... 06/23/05 - 20050138322 - System, apparatus, and method for string matching A system, an apparatus, and a method for dividing an address into at least two parts and searching for an address from a table that matches at least a significant portion of one of those parts. Where a table address having an exact match to a part of the address ... ### FreshPatents.com Support |