REGISTER now for FREE 
|
FREE patent keyword monitoring and additional FREE benefits. REGISTER now for FREE
|
|
|
Electrical Computers And Digital Data Processing Systems: Input/output > Intrasystem Connection (e.g., Bus And Bus Transaction Processing) > Bus Interface Architecture > Path Selecting Switch > Crossbar CrossbarCrossbar patent applications listed are from June 2005 to current and include Date, Patent Application Number, Patent Title, Patent Abstract summary and are linked to the corresponding patent application page.10/19/06 - 20060236018 - Programmable logic device including programmable interface core and central processing unit A programmable logic device (PLD) includes a central processing unit (CPU) and a programmable interface coupled to the CPU, wherein the programmable interface includes a core designated by a user. The programmable interface core allows devices, both on and off-chip, to communicate with the CPU. In one embodiment, the programmable ... 09/21/06 - 20060212642 - Partition allocation method and computer system In a computer system in which a plurality of processor boards and a plurality of input and output (I/O) boards are coupled via an address and data crossbar, a partition allocation method allocates partitions in units of the processor boards and in units of I/O controllers within the I/O boards ... 09/14/06 - 20060206657 - Single port/multiple ring implementation of a hybrid crossbar partially non-blocking data switch A ring-based crossbar data switch, a method and a computer program are provided for the transfer of data between multiple bus units in a memory system. Each bus unit is connected to a corresponding data ramp. Each data ramp is only directly connected to the adjacent data ramps. This forms ... 08/03/06 - 20060174052 - Integrated circuit and information processing device In an LSI system using an on-chip bus, when a transfer on the bus is delayed due to a fully loaded buffer in a destination module, a source module cannot proceed to the next processing. Such an unwanted situation is eliminated by a transferring buffer which is provided on a ... 07/20/06 - 20060161718 - System and method for a non-uniform crossbar switch plane topology A system and method for communicatively coupling a plurality of processor groups residing in a symmetric multiprocessing (SMP) system. One embodiment of a non-uniform crossbar switch plane multiprocessing (SMP) system comprises a plurality of processor groups and a non-uniform crossbar switch plane system comprising a plurality of routes, such that ... 06/29/06 - 20060143358 - Method and apparatus for implementing heterogeneous interconnects Some embodiments of the invention include an address interconnect and a data interconnect to transfer data among a number of devices. The data interconnect is configured to transfer data among the devices via multiple transfer paths. A transfer of data on one transfer path is independent from a transfer of ... 06/29/06 - 20060143357 - Multiple cell computer systems and methods In an embodiment, a multi-processor computer system includes multiple cells, where a cell may include one or more processors and memory resources. The system may further include a global crossbar network and multiple cell-to-global-crossbar connectors, to connect the multiple cells with the global crossbar network. In an embodiment, the system ... 02/02/06 - 20060026334 - Operating system arrangement for flexible computer system design A programmable logic device with an embedded operating system is disclosed. The programmable logic device includes a bus, memory, a number of bidirectional communication ports, a switching mechanism. The operating system embedded in the programmable logic device responds to input received through the ports by either sending data to a ... 01/12/06 - 20060010281 - Sliced crossbar architecture with no inter-slice communication A method and apparatus includes identifying a first portion of a first message in a first slice of a switch, the first message associated with a first priority, the first portion of the first message including a first routing portion specifying a network resource; identifying a second portion of the ... 12/08/05 - 20050273544 - Method of accessing memory via multiple slave ports A crossbar switch (12) arbitrates for access from multiple bus masters (14, 16, 18, 20 and 22) to multiple addressed slave ports (3 and 4) that have overlapping address ranges. In one form, the address ranges are the same address range. The crossbar switch (12) uses shared slave port control ... 09/22/05 - 20050210177 - Switch configurable for a plurality of communication protocols In at least some embodiments of the invention, a system may comprise a plurality of electronic devices adapted to send and receive data, wherein each electronic device uses any one of a plurality of communication protocols. The system may also comprise a switch comprising a plurality of ports, each port ... 08/11/05 - 20050177670 - Storage system A storage system is comprised of an interface unit 10 which has an interface with a server 3 or hard drives 2, a memory unit 21 which has a cache memory module 126 for storing data to be read from/written to the server 3 or the hard drives 2 and ... 06/09/05 - 20050125590 - Pci express switch A PCI Express switch utilizes a central crossbar memory for all ports of the switch. The crossbar memory retains the packet that is to be sent out and only the head pointer for the packet is transmitted to the transmission port. The crossbar memory can also be used as the ... ### FreshPatents.com Support |