REGISTER now for FREE 
|
FREE patent keyword monitoring and additional FREE benefits. REGISTER now for FREE
|
|
|
Electrical Computers And Digital Data Processing Systems: Input/output > Intrasystem Connection (e.g., Bus And Bus Transaction Processing) > Bus Interface Architecture Bus Interface ArchitectureBus Interface Architecture patent applications listed are from June 2005 to current and include Date, Patent Application Number, Patent Title, Patent Abstract summary and are linked to the corresponding patent application page.10/12/06 - 20060230214 - Method and system for embedded disk controllers An embedded disk controller comprises a main processor in communication with a first bus. A second processor is in communication with a second bus. An external bus controller (EBC) is in communication with the first bus and in communication with external devices via an external bus interface. A history module ... 10/12/06 - 20060230213 - Digital signal system with accelerators and method for operating the same A DSP system includes a DSP processor, at least one accelerator and an accelerator interface connected between the DSP processor and the at least one accelerator. The accelerator interface includes an accelerator instruction bus to convey instructions from the DSP processor to the accelerators. The DSP processor assigns an accelerator ... 10/05/06 - 20060224810 - Motherboard with a switching function A motherboard with a switching function has a substrate, a chipset, a control signal generator, an on-board device, an extension slot, and a switching circuit module. The switching circuit module disposed on the substrate has a first terminal connected to the chipset for receiving a input signal from the chipset, ... 10/05/06 - 20060224809 - Data processing device and method for transferring data The data processing device according to the invention comprises a first processing unit (1) linked to a first bus (5), a second processing unit (2) linked to a second bus (6), a first bus master (3) linked to the first bus (5), a second bus master (4) linked to the ... 09/28/06 - 20060218331 - System and method for communicating the synchronization status of memory modules during initialization of the memory modules A memory system includes a memory hub controller coupled to a plurality of memory modules each of which includes a memory hub. The memory hub controller and the memory hubs each include at least one receiver that is synchronized to an internal clock signal during initialization. The memory hub controller ... 09/07/06 - 20060200611 - Computer storage device interface cable A storage interface cable for advanced technology attachment (ATA) applications is provided. In a preferred embodiment, the storage interface cable comprises: a bus line conveying signals; a host connector at a middle part of the bus line for being attached to a host; a master connector at an end of ... 08/24/06 - 20060190654 - Method and apparatus for providing quality-of-service delivery facilities over a bus The invention provides quality-of-service (QoS) delivery services over a computer bus having isochronous data transfer capabilities. A transmitting node on the bus transmits a message to an intended recipient indicating a requested bandwidth for a connection. If the intended recipient has sufficient resources, it allocates an isochronous data channel on ... 08/17/06 - 20060184706 - Method and apparatus for multiplexing commands in a symmetric multiprocessing system interchip link The present invention, a multiprocessor chip pervasive command interface, collects different types of pervasive commands into individual queues for each command type. As permitted by various grouping rules, valid commands are grouped together into one single command and placed on a functional interchip communications bus. This grouping of commands maximizes ... 08/10/06 - 20060179201 - Reducing bandwidth of a data stream transmitted via a digital multimedia link without losing data A system for reducing the bandwidth of a data stream transmitted via a digital multimedia link does not result in the loss of data. The system encodes control signals such that control words are generated each time the status of the control signals change. The system multiplexes payload data and ... 08/03/06 - 20060174048 - Apparatus for interconnecting a plurality of process nodes by serial bus Before the link of each port of a switch provide with a plurality of ports for interconnecting a plurality of process nodes by a serial bus is established, it is checked whether each process node is mounted. Then, of the plurality of ports, a port to which one of mounted ... 08/03/06 - 20060174047 - Dual use modular pci/pci express interface Techniques where PCIe is implemented using connectors that are compatable with Cardbus/MPCl connectors. One technique implements PCIe on unused pins on Cardbus/MPCl connectors. An advantage of this implementation is that it provides a single, smaller connection point than utilizing separate connectors. Another technique is to add additional pins to a ... 07/27/06 - 20060168388 - Method and device for providing interfaces that are tailored to specific devices A generic interface device may operate as an interface with different types of electronic data devices that perform data operations. The interface device may establish communications with one of these data devices, and identify the particular type of data device based on data received from the data device. Using the ... 07/27/06 - 20060168387 - [crad reader with pci express] A card reader with PCI Express includes a microcontroller connected separately to a flash memory connecting interface and a peripheral component interconnect (PCI) Express connecting interface, and the microcontroller has a memory card interface and a PCI Express interface, such that when the memory card is coupled to a PCI ... 07/06/06 - 20060149883 - Systems and methods for providing co-processors to computing systems Computing systems with conventional CPUs coupled to co-processors or accelerators implemented in FPGAs (Field Programmable Gate Arrays). One embodiment of the systems and methods according to the invention includes a FPGA accelerator implemented in a computer system by providing an adapter board configured to be used in a standard CPU ... 07/06/06 - 20060149882 - Computer communication interface transmission control codes analyzing method and system A computer communication interface transmission control codes analyzing system and method for a computer platform to analyze machine codes received by the computer platform are disclosed. The system includes a header record area having a plurality of header units for storing address information, a code definition record area for storing ... 06/29/06 - 20060143356 - Methods and apparatus for providing automatic high speed data connection in portable device In a portable FireWire compatible device, a direct memory access (DMA) bus switch coupled by way of a DMA bus to a central processing unit (CPU), a local hard drive (HDD), and a FireWire port, provides a direct connection between the FireWire port and the HDD bypassing a main bus ... 06/29/06 - 20060143355 - Protocol independent data transmission using a 10 gigabit attachment unit interface Transmitting data across a scalable, flexible speed, serial bus in a communication protocol independent manner. ... 06/22/06 - 20060136648 - Bus station with integrated bus monitor function Described is a bus station (e.g., a sensor, an actuator, a gateway) which performs a primary device function and a secondary function (e.g., a bus monitor function). To perform the secondary function, the bus station is equipped with a bus monitor arrangement which allows the bus station to access, to ... 06/15/06 - 20060129733 - Interface for bridging out-of-band information and preventing false presence detection of terminating devices A device includes a first interface to receive a signal from a first communication link, wherein the receive signal includes out-of-band (OOB) information. A detector coupled to the first interface detects the OOB information. An encoder coupled to the detector encodes the OOB information into one or more symbols (e.g., ... 06/15/06 - 20060129732 - Multi-socket circuit board chip bridging device A multi-socket circuit board chip bridging device is proposed, which is designed for use in conjunction with a multi-socket circuit board having multiple sockets and utilizing a special type of bus architecture, such as the HT (HyperTransport) bus architecture, for use to be mounted on a selected one of the ... 06/08/06 - 20060123176 - Variable oscillator i A device suitable for use as a module in a Controller Area Network (CAN) system with a bus or connection includes relatively simple and inexpensive components, including an oscillator that generates a number of different frequencies in response to directions from a microcomputer. A CAN Controller receiving the frequencies is ... 06/08/06 - 20060123175 - Universal serial bus access device with selectable modes An USB access device with selectable modes is comprised of an USB interface unit for connecting to an electronic device; an USB controller connected to the USB interface unit; and a manual switch connected to the USB controller for switching the USB controller to either master or slave mode. When ... 05/18/06 - 20060106966 - Data bus interface for a control unit, and control unit having a data bus interface A data bus interface for a control unit, in particular for a motor vehicle control unit is described, as well as a control unit, in particular a motor vehicle control unit, having a data bus interface for accessing a data bus for communicating with another control unit via the data ... 05/11/06 - 20060101183 - Technique for broadcasting messages on a point-to-point interconnect A technique to broadcast a message across a point-to-point network. More particularly, embodiments of the invention relate to broadcasting messages between electronics components within a point-to-point interconnect. ... 05/04/06 - 20060095630 - Serial attached small computer system interface (sas) connection emulation for direct attached serial advanced technology attachemnt (sata) The present invention is directed to a system and method for emulating a serial small computer system interface (SAS) connection for direct attached serial advanced technology attachment (SATA) communication are disclosed. A system in accordance with the present invention includes a host controller. The host controller includes a physical interface ... 05/04/06 - 20060095629 - System, method and storage medium for providing a service interface to a memory system A cascaded interconnect system for providing a service interface to a memory system. The cascaded interconnect system includes a master service interface module, a service interface bus, and one or more slave service interface modules. The master service interface module and the slave interface modules are cascade interconnected via the ... 04/27/06 - 20060090025 - 9u payload module configurations A multi-service platform system (100, 200, 300) includes a computer chassis (101, 201, 301) having a plurality of 9U slots (207), a backplane (104) integrated in the computer chassis, a switched fabric (106) on the backplane. At least one of a VMEbus network and a PCI network are coincident with ... 04/06/06 - 20060075177 - Method and apparatus to permit external access to internal configuration registers Access to internal configuration registers on a computer system's chipset using an external micro-controller is provided. A SMB configuration read command including a register address may be received from an external micro-controller. Access to an internal bus may be requested from a bus arbiter. If internal bus access is granted, ... 04/06/06 - 20060075176 - Disk array system A technique to distribute processing to meet a request from other system without partializing the processing to specific processor and can execute processing efficiently while adopting configuration to control one port unit by multiple processors at channel adapter of disk array system. CHA of a controller has a port unit ... 04/06/06 - 20060075175 - Method and system for configuring high-speed serial links between components of a network device A system for selectively forming high-speed serial connections between various components of a network device that includes a multiplexing switch coupled a GE slot and to the high speed serial interfaces of a PHY and at least two network devices. The switch can be programmed to connect the serial interfaces ... 03/16/06 - 20060059291 - Telecommunication apparatus An electronic device includes multiple communication interfaces and a processor coupled to the interfaces. The processor is operable to identify an interface that can transfer data with a performance of a parameter that is closer to a desired performance level than the performance of the same parameter by another interface, ... 03/16/06 - 20060059290 - Telecommunication apparatus A transition module using an input/output (I/O) bus interface can be connected to a backplane having a bus connector. The transition module is provided with an external connector for receiving an input signal, an interface circuit coupled to the external connector and a processing unit for carrying out initial filtering ... 03/16/06 - 20060059289 - Bus connection system A bus station in the form of a hardware dongle, operates in conjunction with a USB Device running suitable software. When the bus station determines that a bus host is connected to a first bus communication port thereof, it acts as a transceiver to allow conventional bus communications between said ... 03/09/06 - 20060053243 - Side-by-side inverted memory address and command buses Generating a pair of buses, each coupled to a common terminating device, each having a set of address signal lines that are coupled to a separate memory device, and driving one set of address signal lines with an address driven with true logic states while driving the other set of ... 03/02/06 - 20060047880 - Memory device with hub capability A memory device is described that integrates the functionality of a single port hub into a conventional memory device. The memory device includes a host connector that allows a host computer access to a memory within the memory device. The memory device also includes a device socket that allows the ... 02/16/06 - 20060036795 - Method and system for monitoring and transmitting utility status via universal communications interface A method and system for monitoring utility meter status, and transmitting a status message via an output device connected to a universal communications interface in the event that the utility meter status meets a predetermined condition. Typically, the predetermined condition is a power loss, signified by a drop in voltage ... 02/09/06 - 20060031621 - High speed peripheral interconnect apparatus, method and system A multiple use core logic chip set is provided in a computer system that may be configured either as a bridge between an accelerated graphics port (“AGP”) bus and host and memory buses, as a bridge between an additional registered peripheral component interconnect (“RegPCI”) bus and the host and memory ... 02/09/06 - 20060031620 - Memory controller with a plurality of parallel transfer blocks The invention relates to a memory controller for the exchange of data between a digital memory arrangement (RAMs) and a data processing device, comprising a distributor circuit, to be connected to the data processing device, and a plurality m≧2 of parallel transfer blocks, each of which is constructed for transmitting ... 02/09/06 - 20060031619 - Asynchronous system bus adapter for a computer system having a hierarchical bus structure A computer system having a hierarchical bus structure that allows decoupling of a local bus from a global bus thereof. Decoupling of the local bus is achieved through use of an asynchronous system bus adapter which includes a local bus adapter for handling transactions, initiated by a system device coupled ... 02/09/06 - 20060031618 - Single wire and three wire bus interoperability Embodiments disclosed herein address the need for interoperability between existing serial bus interfaces and a single wire bus interface. In one aspect, the output or outputs of a three wire interface are selected in a first mode and the output of one or more single wire interfaces are selected in ... 01/26/06 - 20060020735 - Data transmission assembly A data transmission assembly is used to forward data that have been received from a first device, and are intended for a second device, to the second device. The data transmission assembly has a whole series of characteristics that allow the data that are to be transmitted to be transmitted ... 01/26/06 - 20060020734 - Signal bus arrangement In a two-dimensional layout, the bus signal lines are arranged such that adjacent signal lines are of different buses. The different buses transmit signals changed at different timings. The signal lines of the same buses transmit signals changed substantially at the same timing. Thus, cross-talk noise between signal lines can ... 01/26/06 - 20060020733 - Multimode, multiline data transfer system and method of operating the same Multimode, multiline data transfer systems and methods of operating the same. In one embodiment, one system includes: (1) a bus interface for a bus, the bus interface having a start line driver, a clock line driver and a data line driver and (2) control circuitry coupled to the bus interface ... 01/12/06 - 20060010277 - Isolation of input/output adapter interrupt domains Method, apparatus and system for isolating input/output adapter interrupt domains in a data processing system. The data processing system includes a plurality of input/output adapters, and isolation of interrupt resources available to the input/output adapters is controlled by functionality in a host bridge that connects the plurality of input/output adapters ... 01/12/06 - 20060010276 - Isolation of input/output adapter direct memory access addressing domains Method, apparatus and system for isolating input/output adapter Direct Memory Access addressing domains in a data processing system. The data processing system includes a plurality of input/output adapters, and access to a memory of the data processing system by the plurality of input/output adapters is controlled by functionality in a ... 12/29/05 - 20050289276 - Process field device with radio frequency communication A field device for use in an industrial process control or monitoring system includes terminals configured to connect to a two-wire process control loop. The loop carries data and provides power to the field device. RF circuitry in the field device is provided for radio frequency communication. A power supply ... 12/29/05 - 20050289275 - Frequency reuse techniques in mote-appropriate networks Mote appropriate networks employing multiple frequencies, such as those utilized in frequency reuse techniques. ... 12/22/05 - 20050283560 - Storage router and method for providing virtual local storage A storage router (56) and storage network (50) provide virtual local storage on remote SCSI storage devices (60, 62, 64) to Fibre Channel devices. A plurality of Fibre Channel devices, such as workstations (58), are connected to a Fibre Channel transport medium (52), and a plurality of SCSI storage devices ... 12/22/05 - 20050283559 - Motherboard with video data processing card capability The motherboard comprises a CPU and a memory component; further at least one video data processing chip mounted to the motherboard wherein the video data processing chip is programmable; and further at least one additional memory component provided to store a software that is executable by the video data processing ... 12/08/05 - 20050273541 - Circuit and method for adaptively recognizing a data packet in a universal serial bus network device A circuit for, and method of, adaptively recognizing a data packet (such as an Internet Protocol, or IP, packet) and a USB device containing a system-on-a-chip incorporating the system or the method. In one embodiment, the circuit includes: (1) a USB endpoint configured to receive USB packets bearing portions of ... 12/01/05 - 20050268020 - Data transfer system with bus A data transfer system has a bus having a plurality of bus lines, with the bus lines including at least a first and a second group of signal lines and at least a first and a second clock line. A host device is coupled to the plurality of bus lines. ... 12/01/05 - 20050268019 - [interface and system for transmitting real-time data ] A real-time data transmission interface suitable for transmitting a nonreal-time data in real-time and transmitting a real-time data in nonreal-time is provided. The present invention comprises a nonreal-time data interface unit for receiving/transmitting the nonreal-time data, and an I/O unit which is coupled to the nonreal-time data interface. In addition, ... 12/01/05 - 20050268018 - Interface apparatus using single driver, computer system including interface apparatus using single driver, and related method A PCI interface card coupled to a PCI bus includes a first controller and a second controller. When a processor coupled to the PCI bus initializes the PCI interface card, the first controller is enabled to respond with a message to the processor to indicate that the PCI interface card ... 11/24/05 - 20050262283 - Data link layer device for a serial communication bus According to the IEEE1394 bus protocol, priority is given to isochronous data packets. Data transfer is done in transfer cycles under the control of a cycle master. It depends on the allocated bandwidth for isochronous data how much transport capacity is available in a transfer cycle. To managed the mixed ... 11/17/05 - 20050256988 - Bus system with few control lines In order to reduce the number of control lines, it is proposed that the bus control devices be designed to generate a control word (SW) which refers to the data (DP) subsequently to be transmitted, to transmit the control word through the data line or the data bus (DL); and ... 11/03/05 - 20050246472 - Universal serial bus circuit which detects connection status to a usb host The invention relates to universal serial bus circuits utilized in USB devices and USB hubs. Specifically, the invention relates to circuitry used to detect whether the hub or device is connected to a USB host, i.e. to detect connection status of the device or hub. The present invention provides a ... 11/03/05 - 20050246471 - High frequency bus system A high frequency bus system which insures uniform arrival times of high-fidelity signals to the devices on the high frequency bus, despite the use of the bus on modules and connectors. A high frequency bus system includes a first bus segment having one or more devices connected between a first ... 10/20/05 - 20050235089 - Method and apparatus for universal serial bus (usb) physical layer The present invention relates to a method and apparatus universal serial bus (USB) physical layer. An UTM interface control logic receives a transmit data packet of USB 2.0 transceiver macrocell interface (UTMI). A transmit first-in first-out (FIFO) unit receives the transmit data packet output from the UTM interface control logic. ... 10/20/05 - 20050235088 - Multi-protocol serial interface system A multi-protocol serial interface system comprises a multi-protocol port pin array, a transport protocol change FPGA, a pull-up change FPGA and a memory. The multi-protocol port pin array comprises a plurality of port pins which interface with an external system for exchanging data with the external system. The transport protocol ... 10/20/05 - 20050235087 - Method, article of manufacture and apparatuses for establishing an isochronous signal for transmission to a signal receiving device A method (200) for automatically establishing an isochronous signal for transmission to a signal receiving device includes: using a serial bus (80) responsive to a set-top device (10) and a first signal receiving device (12), the serial bus having an architecture defined by an Institute of Electrical and Electronics Engineers ... 10/13/05 - 20050228928 - Method and apparatus for routing graphics processing signals to a stand-alone module One embodiment of a connector for a stand-alone graphics module is adapted for coupling a computing device to the stand-alone graphics module, which is external to the computing device. The connector is adapted for receiving a PCI express signal from the computing device and for delivering the PCI express signal ... 10/13/05 - 20050228927 - Bus utilization based on data transfers on the bus Techniques for bus utilization are disclosed. In an embodiment, the transfer signal, which indicates the period during which data is transferred on a bus, is calculated, and, based on this transfer signal, the number of data transfers per time unit is determined. The duty cycle of the transfer signal is ... 10/13/05 - 20050228926 - Virtual-bus interface and associated system and method One exemplary system embodiment includes a detection logic that facilitates identifying that a point-to-point transaction is a transaction that is not micro-architecturally implemented and a tracking logic that facilitates tracking the transaction and related packets through the virtual bus interface and that also facilitates producing an error data associated with ... 10/13/05 - 20050228925 - Circuit and method for transferring low frequency signals via high frequency interface An interface operates at an operating frequency. The interface includes transmitters and receivers that operate within the operating frequency of the interface. The interface also includes circuit elements to allow transmission of signals across the interface in which the signals have a frequency lower than the operating frequency of the ... 09/29/05 - 20050216639 - Mobile memory device with integrated applications and online services A system, method and apparatus for integrating onto a mobile memory device, data and integrated software used to access and manipulate the data. The mobile memory device is accessible from any suitable computing device adapted to receive a universal port connector such as USB or Firewire. The integrated software is ... 09/29/05 - 20050216638 - Virtual bus interface production of header-type fields from data-type fields Systems, methodologies, media, and other embodiments associated with a system for producing a bus-type header-type field from a point-to-point data-type field are described. One exemplary system embodiment includes a logic configured to identify that a point-to-point transaction includes non-memory-data information encoded in a data flit, a logic configured to extract ... 09/29/05 - 20050216637 - Detecting coherency protocol mode in a virtual bus interface Systems, methodologies, media, and other embodiments associated with detecting a cache coherency protocol mode associated with a system that provided a point-to-point transaction to a virtual bus interface are described. One exemplary system embodiment includes a detection logic that facilitates identifying the cache coherency protocol mode. The exemplary system embodiment ... 09/22/05 - 20050210175 - Memory module capable of improving the integrity of signals transmitted through a data bus and a command/address bus, and a memory system including the same A memory module and a related memory system are disclosed. The memory module comprises a semiconductor memory having a data output buffer, a data input buffer, a command/address input buffer and a first termination resistor unit connected to a data bus. The memory module further comprises a second termination resistor ... 09/15/05 - 20050204087 - Data transfer control device and electronic instrument A data transfer control device including: a link controller which analyzes a received packet transferred from a host-side data transfer control device through a serial bus; an interface circuit which generates interface signals and outputs the generated interface signals to an interface bus; and an internal register in which is ... 09/08/05 - 20050198426 - Isochronous data pipe for managing and manipulating a high-speed stream of isochronous data flowing between an application and a bus structure An isochronous data pipe provides a bi-directional path for data between an application and a bus structure. The isochronous data pipe includes the ability to send, receive and perform manipulations on any isochronous stream of data, including data on any number of isochronous channels. The isochronous data pipe is a ... 09/08/05 - 20050198425 - Combined optical storage and flash card reader using single ide or sata port and method thereof An electronic system includes a host; a controller electrically coupled to the host through a single port of a predetermined bus, the single port for providing the host access to N devices; and M peripheral devices electrically coupled to the controller, M being greater than N.By modifying control codes, reserved ... 08/18/05 - 20050182884 - Multiple address two channel bus structure A processing system is disclosed with a sending component and a receiving component connected by a multiple address two channel bus. The sending device may broadcast on the first channel of the bus read address information comprising a plurality of read address locations, write address information comprising a plurality of ... 08/18/05 - 20050182883 - Usb otg intelligent hub/router for debugging usb otg devices An apparatus, architecture and method for enabling the debugging of USB OTG devices under development is provided herein. An intelligent router (100) provides the capability to connect to a USB Dual Role Device (DRD) (102) under development, and obtain debugging information related to the USB interfaces, while also presenting a ... 08/04/05 - 20050172062 - Electronic and mechanical system for use with computers An electronic and mechanical system for interconnecting a host computer with peripherals. ... 07/28/05 - 20050165995 - System of distributed microprocessor interfaces toward macro-cell based designs implemented as asic or fpga bread boarding and relative common bus protocol A distributed interface between a microprocessor or a standard bus and user macro-cells belonging to an ASIC, FPGA, or similar silicon devices includes a main module connected to the microprocessor bus on one side and to a COMMON-BUS inside the interface on which a cluster of peripheral modules is appended ... 07/28/05 - 20050165994 - Signal transmission over a wire pair An enterprise KVM system using single twisted pairs to transmit video and data signals is described together with circuitry for the parts of the system and a method of transmitting the signals. The method transmits a video signal and peripheral data over a single twisted pair between a computer and ... 07/28/05 - 20050165993 - Varible filed bus coupling with long coupling length, particular for mobile controllers and observation devices The invention relates to a system for coupling a mobile data input unit to a field bus, whereby a coupling unit is connected to the field bus via a spur line and a line driver and the signals at the output of the line driver are supplied to a coupling ... 07/21/05 - 20050160213 - Method and system for providing a modular server on usb flash storage A method and system for providing a modular server-on-a-USB-flash-storage is disclosed. The server-on-a-USB-flash-storage is installed on a computing device. The method and system include providing USB interface logic, USB Local Control Program, a flash memory and a set of control button connectors, light emitting diodes (LED) connectors and a liquid ... 07/07/05 - 20050149659 - Apparatus and method for topography dependent signaling Bus communications are optimized by adjusting signal characteristics in accordance with one or more topography dependent parameters. In a bus transmitter, a transmit signal characteristic is adjusted in accordance with a topography dependent parameter. A port in the bus transmitter receives the topography dependent parameter for later use by the ... 06/23/05 - 20050138259 - Link layer device with configurable address pin allocation Techniques are disclosed for flexible allocation of address pins of an interface bus to particular sub-buses of the interface bus. The interface bus is between at least one physical layer device and a link layer device in a communication system. Each of the sub-buses has an interface block of the ... 06/16/05 - 20050132115 - Host-client utility meter systems and methods for communicating with the same A host automated meter reading (AMR) device may communicate with one or more client AMR devices in proximity to the host meter. The host and client AMR devices operate as master and slave devices, respectfully, in a host-client AMR device system. The host AMR device may transmit command and control ... 06/16/05 - 20050132114 - Two-wire interface having dynamically adjustable data fields depending on operation code A guaranteed two-wire interface in which upon determining that an operation is to be performed on a slave component, a master component transmits at least a portion of a corresponding frame to the slave component over the data wire. The master component repeats this detection and transmission each time it ... 06/09/05 - 20050125585 - Bus system for use with information processing apparatus A processor bus linked with at least a processor, a memory bus linked with a main memory, and a system bus linked with at least an input/output device are connected to a three-way connection control system. The control system includes a bus-memory connection controller connected to address buses and control ... 06/02/05 - 20050120155 - Multi-bus i2c system A multi-bus I2C (inter integrated circuit) system includes an 12C controller (100), a CPU (200), an I2C bus (300), a decoder circuit (400), and eight I2C buses (510-580). The decoder circuit (400) of the multi-bus I2C system includes a binary decoder (410), a latch buffer (420), eight NOT gates (431-438), ... ### FreshPatents.com Support |