REGISTER now for FREE 
|
FREE patent keyword monitoring and additional FREE benefits. REGISTER now for FREE
|
|
|
Electrical Computers And Digital Data Processing Systems: Input/output > Intrasystem Connection (e.g., Bus And Bus Transaction Processing) > System Configuring System ConfiguringSystem Configuring patent applications listed are from June 2005 to current and include Date, Patent Application Number, Patent Title, Patent Abstract summary and are linked to the corresponding patent application page.09/28/06 - 20060218326 - Blade server system and method of managing same Each chassis includes a back plane having a plurality of slots and a CPU blade server and CMMs which are inserted in the slots, respectively. The back plane has a storage unit storing a housing number for identifying the housing, in-housing chassis numbers for identifying the chassis in the housing, ... 09/21/06 - 20060212629 - Image forming system, image forming apparatus and terminal apparatus In an image forming system including an multifunctional machine, a PC and a server on a network, when a predetermined button is pushed on an operation unit of the multifunctional machine, the multifunctional machine sends a request for a plug-in list of a driver to the server so as to ... 09/07/06 - 20060200604 - Method for dynamically identifying addresses of devices coupled to an integrated circuit bus The present invention provides a system for dynamically identifying addresses of devices coupled to an integrated circuit bus. The method includes the steps of: starting the devices coupled to the integrated circuit bus; delaying a time period Ta; determining whether the present device receives a signal 0; identifying that the ... 09/07/06 - 20060200603 - Dynamic resource allocation for a reconfigurable ic A data modifier for formatting configuration data for configuring a reconfigurable integrated circuit having access to addressable resources, the data modifier comprising a data receiver for receiving first configuration data of a first form defining a configuration of the integrated circuit for performing operations on the addressable resources, the first ... 08/17/06 - 20060184703 - Information communication device and condition setting method A multifunctional device extracts identification information items from received device-cloning file data items and determines whether a data restoration process is a backup process or a cloning process based on whether or not a serial number in the identification information items is identical with a serial number in a multifunctional ... 07/27/06 - 20060168377 - Reallocation of pci express links using hot plug event A method and circuitry for reconfiguring the links of a PCI Express bus after a user hot swaps a PCI device. A computer system has been initially configured with PCI Express bus links to various endpoints, using the scaling features of the PCI Express standard. If a hot swap occurs, ... 07/06/06 - 20060149873 - Bus isolation apparatus and method A system includes a bus isolation component having plural ports and enable inputs to enable respective ports, and bus devices connected to respective ports. Each bus device has logic to provide an enable signal to a respective enable input of the bus isolation component. The port of the bus isolation ... 06/29/06 - 20060143343 - Control board, image forming apparatus having the same, control board management method, computer program, and computer-readable storage medium A control board includes a main-board and a plurality of sub-boards which control loads. The sub-boards each include a providing unit which provides a board type ID, a read unit which reads an installation location ID, and a transmission unit which transmits the board type ID and the installation location ... 06/22/06 - 20060136633 - Storage system The present invention unitarily manages the configuration change of a storage system so as to know the latest configuration, and evaluates the reliability in advance when the configuration is changed so that the generation of a failure is suppressed. When the host 1 is connected to the switch 2, the ... 06/15/06 - 20060129721 - Modular computing system A computing system is provided that includes a plurality of interconnected components. The components include a processing subsystem, an input subsystem, an output subsystem, a storage subsystem, and a power subsystem. Subsets of the plurality of components may be rearranged and interconnected in various configurations to form different computing systems. ... 06/08/06 - 20060123165 - Method and apparatus for determining compatibility between devices Embodiments are generally directed to a method and apparatus for determining compatibility between devices. In one embodiment, a table including a module's parameters and rules associated therewith is obtained from a module. The rules are applied to a slot's parameters to determine the module's compatibility with the slot upon coupling ... 04/13/06 - 20060080484 - System having a module adapted to be included in the system in place of a processor A system comprises a plurality of processor sockets and a module adapted to be received into at least one of the processor sockets in place of a processor. The sockets are electrically connected by way of communication links. Each socket has a plurality of electrical contacts electrically connected to the ... 03/23/06 - 20060064526 - System and method for a light based configuration guide for electronic ports A media component is provided for controlling home automation signals. The media component can include a housing containing management circuitry. A plurality of communication ports can also be included for the media component. The communication ports may be coupled to the housing. In addition, a plurality of light units is ... 02/02/06 - 20060026320 - Method and apparatus for dynamically determining bit configuration A method for dynamically determining bit configuration for a host bridge. The method first obtains information of peripheral components coupled to the host bridge. Next, the method dynamically determines a bit configuration of a processor system bus connecting to the host bridge according to the obtained information. ... 01/19/06 - 20060015666 - Integrally embedded backplane data device and method A multi-service platform system (100) includes a monolithic backplane (104), a slot (108) coupled to the monolithic backplane, wherein the slot is coupled to receive a payload module (102), and a backplane data device (106) integrally embedded in the monolithic backplane, wherein the backplane data device comprises backplane system data ... 12/29/05 - 20050289266 - Method and system for interoperable content player device engine System, device, method, and computer program and computer program products for providing communicating between devices having similar or dissimilar characteristics and facilitating seamless interoperability between them. Computer program software and methods of and systems and devices for sharing of content, applications, resources and control across similar and dissimilar permanently or ... 12/29/05 - 20050289265 - System method and model for social synchronization interoperability among intermittently connected interoperating devices System, device, method, and computer program and computer program products for providing communicating between devices having similar or dissimilar characteristics and facilitating seamless interoperability between them. Computer program software and methods of and systems and devices for sharing of content, applications, resources and control across similar and dissimilar permanently or ... 12/29/05 - 20050289264 - Device and method for interoperability instruction set System, device, method, and computer program and computer program products for providing communicating between devices having similar or dissimilar characteristics and facilitating seamless interoperability between them. Computer program software and methods of and systems and devices for sharing of content, applications, resources and control across similar and dissimilar permanently or ... 12/29/05 - 20050289263 - System and method of scsi and sas hardware validation A system and method of SCSI and SAS hardware validation is disclosed. In one aspect, the present disclosure teaches a method of hardware validation in an information handling system including scanning an interconnection for hardware devices attached to the interconnection in an information handling system. The method further including determining ... 11/10/05 - 20050251602 - Integrated circuit device that stores a value representative of an equalization co-efficient setting An integrated circuit device is described. The integrated circuit device includes a transmitter circuit having an output driver to output data, and a register to store a value representative of an equalization co-efficient setting of the output driver. The value may be determined based on information stored in a supplemental ... 11/03/05 - 20050246460 - Configurable pci express switch A configurable switch that enables multiple CPUs to be connected to multiple I/O devices through a single switch. The switches can be cascaded to enable more CPUs and/or more I/O devices in the tree. The configuration is transparent to the enumeration of the bus and endpoint devices. A simple management ... 10/27/05 - 20050240695 - Smart card with self-detachment features and related methods An integrated circuit for a smart card may include at least one data terminal for providing communications with a host device and a processor for providing an attachment signal on the at least one data terminal for recognition by the host device. Further, the processor may also cooperate with the ... 10/20/05 - 20050235083 - Computer system To provide a computer including: a hypervisor for operating an OS on each of a plurality of LPAR's into which a physical computer is divided, and controlling resource allocation of the physical computer to each LPAR; a PCI bus provided with a plurality of slots; a south bridge (6) for ... 10/13/05 - 20050228910 - Method for providing an area optimized binary orthogonality checker A method for minimizing the area of a binary orthogonality checker implemented in static CMOS circuits for minimizing the gate count and area needed for checker implementation. The method is adaptable to various libraries of logical gates to implement the circuit and the area for each gate in the library. ... 09/08/05 - 20050198417 - Information handling system capable of operation in reduced power states A method and system for allowing a processor to enter low power states in an information handling system (IHS) includes detecting an access request for a bus mastering device. The method and system also includes in response to failing to detect an access request for the bus mastering device within ... 08/11/05 - 20050177662 - Modular broadcast television products A processing apparatus for video and or audio signals comprises a first module having a controller coupled to a signal processor. The signal processor has a signal processing characteristic selected from a plurality signal processing characteristics stored in a non-volatile memory. A second module is coupled to the first module ... 07/14/05 - 20050154809 - Method for configuring and/or operating an automation device A method and an engineering system that reduce the configuration complexity with regard to a possible expansion of the automation device are provided. The automation device includes slave units and a master unit (7, 15) connected to the slave units via a bus. The slave units include one or more ... 07/07/05 - 20050149655 - Bus allocation method and apparatus A bus allocation method and apparatus are provided. A bridge receives a request to access a particular slave connected to a second bus from a K-th master among first through M-th masters connected to a first bus and transmits master identification information indicating that a master transmitting the request to ... 06/23/05 - 20050138250 - System and method for providing an image file in a computer system A computer system comprising a memory including a host and an image file, a processor configured to execute the host, an input/output (I/O) controller coupled to the processor, and a management processing system coupled to the I/O controller and including a first storage location, a first memory, and a second ... 06/16/05 - 20050132110 - Pci validation A method and system for validating host bus adapters uses two processing passes. In the first pass, a snapshot of all configuration values of selected peripheral devices is taken. Then, the host bus adapter is powered down for a predefined period of time and powered up again. In the second ... 06/16/05 - 20050132109 - Method for addressing the users of a bus system by means of identification flows The method is provided for addressing the participants of a bus system comprising a control unit, a bus starting from the control unit and a plurality of participants connected to the bus. In the method, each participant not addressed so far feeds an identifying current for identification purposes into the ... 06/09/05 - 20050125579 - Binary-coded, auto-addressing system and method A system and method for auto-addressing devices on a multiplexing bus in which a plurality of devices are arranged in series, with each having a bus in and bus out. During an initial evaluation, and beginning with a low bus in, each device inverts the incoming signal so that a ... ### FreshPatents.com Support |