REGISTER now for FREE 
|
FREE patent keyword monitoring and additional FREE benefits. REGISTER now for FREE
|
|
|
Electrical Computers And Digital Data Processing Systems: Input/output > Input/output Data Processing > Direct Memory Accessing (dma) > Programmed Control Memory Accessing Programmed Control Memory AccessingProgrammed Control Memory Accessing patent applications listed are from June 2005 to current and include Date, Patent Application Number, Patent Title, Patent Abstract summary and are linked to the corresponding patent application page.02/09/06 - 20060031605 - Apparatus, system, and method for distributed management in a storage system An apparatus, system, and method are disclosed for distributed management in a storage system. The invention distributes increasingly complex storage management tasks to a message management module, a drive management module, a cache management module, and an interface management module to control operations of one or more storage devices, without ... 02/02/06 - 20060026312 - Emulating a direct memory access controller An electronic device comprising a first processor adapted to process software instructions from a memory, and a second processor coupled to the first processor. The second processor is adapted to interrupt the first processor and to use the first processor as a direct memory access (DMA) controller. The second processor ... 01/12/06 - 20060010264 - Integrated processor platform supporting wireless handheld multi-media devices A direct memory access system consists of a direct memory access controller establishing a direct memory access data channel and including a first interface for coupling to a memory. A second interface is for coupling to a plurality of nodes. And a processor is coupled to the direct memory access ... 08/25/05 - 20050188122 - Dma controller utilizing flexible dma descriptors A DMA controller includes at least one peripheral DMA channel for handling DMA transfers on a peripheral access bus; at least one memory DMA stream, including a memory destination channel and a memory source channel, for handling DMA transfers on first and second memory access buses; first and second address ... ### FreshPatents.com Support |