FREE patent keyword monitoring and additional FREE benefits. http://images1.freshpatents.com/images/triangleright (1K) REGISTER now for FREE triangleleft (1K)
FreshPatents.com Logo    FreshPatents.com icons
Monitor Keywords Patent Organizer File a Provisional Patent Browse Inventors Browse Industry Browse Agents


Active Solid-state Devices (e.g., Transistors, Solid-state Diodes) > Bulk Effect Device > Bulk Effect Switching In Amorphous Material > In Array

In Array

In Array patent applications listed include Date, Patent Application Number, Patent Title, Patent Abstract summary and are linked to the corresponding patent application page.

10/16/14 - 20140306174 - Memory device and method of manufacturing memory device
According to one embodiment, a memory device includes a first conductive line extending in a first direction, second conductive lines each extending in a second direction intersect with the first direction, a third conductive line extending in a third direction intersect with the first and second directions, an insulating layer...

09/25/14 - 20140284546 - Memory element
According to one embodiment, a memory element includes: a first electrode layer; a second electrode layer; and a memory layer provided between the first electrode layer and the second electrode layer, and the memory layer including a plurality of first oxide layers in a second oxide layer, a resistivity of...

09/18/14 - 20140264250 - Low temperature in-situ doped silicon-based conductor material for memory cell
Providing for two-terminal memory cell structures and fabrication that can be achieved with a relatively low temperature process(es) is described herein. By way of example, disclosed two-terminal memory cells can be formed at least in part as a continuous deposition, potentially yielding improved efficiency in manufacturing. Furthermore, various embodiments can...

09/18/14 - 20140264251 - Memory cell with redundant carbon nanotube
A configuration for a carbon nanotube (CNT) based memory device can include multiple CNT elements in order to increase memory cell yield by reducing the times when a memory cell gets stuck at a high state or a low state....

09/18/14 - 20140264252 - Current selector for non-volatile memory in a cross bar array based on defect and band engineering metal-dielectric-metal stacks
Selector devices that can be suitable for memory device applications can have low leakage currents at low voltages to reduce sneak current paths for non selected devices, and high leakage currents at high voltages to minimize voltage drops during device switching. In some embodiments, the selector device can include a...

09/11/14 - 20140252304 - Phase-change memory and semiconductor recording/reproducing device
A phase-change memory and a semiconductor recording/reproducing device capable of reducing consumed power are provided. A SnxTe100-x/Sb2Te3 SL film obtained by depositing a SnxTe100-x film and a Sb2Te3 film layer by layer contains a SnTe/Sb2Te3 superlattice phase formed of SnTe and Sb2Te3, a SnSbTe alloy phase, and a Te phase....

09/04/14 - 20140246646 - Semiconductor storage device and method of fabricating same
A memory cell array having such a structure that can be realized with a simpler process and ideal for realizing a higher density is provided. Memory cells have a structure in which channel layers (88p and 89p) are formed on the side surfaces of each of a plurality of stacked...

08/28/14 - 20140239248 - Three-dimensional nonvolatile memory and method of fabrication
A three-dimensional memory is provided that includes a first memory level and a second memory level monolithically formed above the first memory level. The first memory level includes a first steering element coupled in series with and vertically stacked above or below a first non-volatile state change element. The second...

08/14/14 - 20140225057 - Resistance-switching memory cell with multiple electrodes
A reversible resistance-switching memory cell has multiple narrow, spaced apart bottom electrode structures. The raised structures can be formed by coating a bottom electrode layer with nano-particles and etching the bottom electrode layer. The raised structures can be independent or joined to one another at a bottom of the bottom...

08/07/14 - 20140217353 - Stackable non-volatile resistive switching memory device and method
A memory device includes a first plurality of memory cells arranged in a first crossbar array, a first thickness of dielectric material overlying the first plurality of memory cells, and a second plurality of memory cells arranged in a second crossbar array overlying the first thickness of dielectric material. The...

08/07/14 - 20140217354 - Large array of upward pointing p-i-n diodes having large and uniform current
A monolithic three-dimensional memory array is provided that includes a first memory level and a second memory level disposed above or below the first memory level. The first memory level includes a plurality of vertically oriented p-i-n diodes that each include a bottom heavily doped p type region. The second...

07/31/14 - 20140209852 - Semiconductor device including a phase change material
A semiconductor device includes a transistor including a plurality of transistor cells in a semiconductor body, each transistor cell including a control terminal and first and second load terminals. The semiconductor device further includes a first electrical connection electrically connecting the first load terminals. The semiconductor device further includes a...

07/31/14 - 20140209853 - Semiconductor memory device
A plurality of first conductive layers are stacked at a predetermined pitch in a first direction perpendicular to a substrate. A memory layer is provided in common on side surfaces of the first conductive layers and functions as the memory cells. A second conductive layer comprises a first side surface...

07/03/14 - 20140183439 - Current selector for non-volatile memory in a cross bar array based on defect and band engineering metal-dielectric-metal stacks
Selector devices that can be suitable for memory device applications can have low leakage currents at low voltages to reduce sneak current paths for non selected devices, and high leakage currents at high voltages to minimize voltage drops during device switching. In some embodiments, the selector device can include a...

07/03/14 - 20140183440 - Variable resistance memory device
A variable resistance memory device includes a plurality of cell blocks each of which includes a plurality of first lines extending in parallel to each other along a first direction, a plurality of second lines extending in parallel to each other along a second direction crossing the first direction, and...

06/26/14 - 20140175371 - Vertical cross-point embedded memory architecture for metal-conductive oxide-metal (mcom) memory elements
Vertical cross-point embedded memory architectures for metal-conductive oxide-metal (MCOM) memory elements are described. For example, a memory array includes a substrate. A plurality of horizontal wordlines is disposed in a plane above the substrate. A plurality of vertical bitlines is disposed above the substrate and interposed with the plurality of...

06/19/14 - 20140166971 - Variable resistance memory device and method of manufacturing the same
A variable resistance memory device includes a semiconductor substrate having a vertical transistor with a shunt gate that increases an area of a gate of the vertical transistor....

06/19/14 - 20140166972 - Methods of self-aligned growth of chalcogenide memory access device
Self-aligning fabrication methods for forming memory access devices comprising a doped chalcogenide material. The methods may be used for forming three-dimensionally stacked cross point memory arrays. The method includes forming an insulating material over a first conductive electrode, patterning the insulating material to form vias that expose portions of the...

06/12/14 - 20140158974 - Resistance-switching memory cells adapted for use at low voltage
A memory cell is provided that includes a diode and a resistance-switching material layer coupled in series with the diode. The resistance-switching material layer has a thickness between 20 and 65 angstroms. Other aspects are also provided....

06/12/14 - 20140158975 - Memory cell that includes a sidewall collar for pillar isolation and methods of forming the same
A method of forming a memory cell is provided. The method includes forming a steering element pillar having a first stiffness and a sidewall, forming a sidewall collar along at least a portion of the sidewall of the steering element pillar, the sidewall collar having a second stiffness, wherein the...

05/22/14 - 20140138609 - High density resistive memory having a vertical dual channel transistor
Resistive memory cell array fabricated with unit areas able to be scaled down to 4 F2, where F is minimum feature size in a technology node are described. Memory cells in a pair of cells commonly include a pair of buried sources in the bottom of trenches formed in a...

05/15/14 - 20140131655 - Semiconductor memory devices and methods of fabricating the same
Provided are semiconductor memory devices and the methods of fabricating the same. The method may include forming a plurality of diode patterns in each of a plurality of first trenches, each of the plurality of first trenches including at least two active regions, the plurality of diode patterns occupying a...

05/08/14 - 20140124728 - Resistive memory device, resistive memory array, and method of manufacturing resistive memory device
A resistive memory device has a structure in which a source, a channel layer, a drain, and a resistive memory layer are sequentially formed in a particular direction, with a gate electrode formed around the channel layer. The source, channel layer, and drain may be vertically stacked on a substrate,...

05/08/14 - 20140124729 - 3-dimensional (3d) non-volatile memory device and method of fabricating the same
Provided are 3D non-volatile memory devices and methods of fabricating the same. A 3D non-volatile memory device according to an embodiment of the present invention includes a plurality of conductive lines, which are separated from one another in parallel; a plurality of conductive planes, which extend across the plurality of...

04/17/14 - 20140103286 - Integrated circuit tamper detection and response
The present disclosure relates to integrated circuits having tamper detection and response devices and methods for manufacturing such integrated circuits. One integrated circuit having a tamper detection and response device includes at least one photovoltaic cell and at least one memory cell coupled to the at least one photovoltaic cell....

04/17/14 - 20140103287 - Semiconductor storage device and method for manufacturing same
Disclosed are a semiconductor storage device and a manufacturing method. The storage device has: a substrate; a first word line above the substrate; a first laminated body above the first word line and having N+1 first inter-gate insulating layers and N first semiconductor layers alternately laminated; a first bit line...

04/17/14 - 20140103288 - Memory arrays and associated methods of manufacturing
Memory arrays and associated methods of manufacturing are disclosed herein. In one embodiment, a memory array includes an access line extending along a first direction and a first contact line and a second contact line extending along a second direction different from the first direction. The first and second contact...

03/20/14 - 20140077149 - Resistance memory cell, resistance memory array and method of forming the same
A resistance memory cell including a variable resistance layer is provided. The variable resistance layer includes at least one dominant resistance layer and at least one auxiliary resistance layer. The dominant resistance layer(s) and the auxiliary resistance layer(s) in totality form a closed ion exchange system, the exchanged ions are...

03/20/14 - 20140077150 - Semiconductor memory storage array device and method for fabricating the same
A semiconductor memory storage array device comprises a first electrode layer, an oxide layer, a second electrode layer, a memory material layer and a first insulator layer. The oxide layer is disposed on the first electrode layer. The second electrode layer is disposed on the oxide layer. The memory material...

03/06/14 - 20140061574 - Three dimensional memory array architecture
Three dimension memory arrays and methods of forming the same are provided. An example three dimension memory array can include a stack comprising a plurality of first conductive lines separated from one another by at least an insulation material, and at least one conductive extension arranged to extend substantially perpendicular...

03/06/14 - 20140061575 - Three dimensional memory array architecture
Three dimensional memory array architectures and methods of forming the same are provided. An example memory array can include a stack comprising a plurality of first conductive lines at a number of levels separated from one another by at least an insulation material, and at least one conductive extension arranged...

03/06/14 - 20140061576 - Fin-type memory
Memory devices and methods for forming a device are disclosed. A substrate prepared with a lower electrode level with bottom electrodes is provided. Fin stack layers are formed on the lower electrode level. Spacers are formed on top of the fin stack layers. The spacers have a width which is...

03/06/14 - 20140061577 - Semiconductor memory device and method of manufacturing the same
First, a trench penetrating first conductive layers and interlayer insulating layers is formed. Next, a column-shaped conductive layer is formed to fill the trench via a side wall layer. Then, after formation of the side wall layer, by migration of oxygen atoms between the side wall layer and the first...

03/06/14 - 20140061578 - Nonvolatile semiconductor memory device
A nonvolatile semiconductor memory device below comprises: a memory cell array configured having memory cells arranged therein disposed at intersections of a plurality of first lines and a plurality of second lines formed so as to intersect each other, and the memory cells each comprising a variable resistance element; and...

03/06/14 - 20140061579 - Nonvolatile memory element and nonvolatile memory device
A variable resistance nonvolatile memory element includes a first electrode, a second electrode, and a variable resistance layer including: a first oxide layer including a metal oxide having non-stoichiometric composition and including p-type carriers; a second oxide layer located between and in contact with the first oxide layer and a...

03/06/14 - 20140061580 - Semiconductor stack incorporating phase change material
A semiconductor stack for performing at least a logic operation includes adjacent layers arranged in a stacked configuration with each layer comprising at least a phase-change memory cell in which a phase-change material is provided between a heater electrical terminal and at least two further heater electrical terminals, the phase-change...

03/06/14 - 20140061581 - Self-aligned process to fabricate a memory cell array with a surrounding-gate access transistor
A memory array including a plurality of memory cells. Each word line is electrically coupled to a set of memory cells, a gate contact and a pair of dielectric pillars positioned parallel to the word line. Dielectric pillars are placed on both sides of the gate contact. Also a method...

02/27/14 - 20140054538 - 3-dimensional stack memory device
A 3-dimensional stack memory device includes a semiconductor substrate, a stacked active pattern configured so that a plurality of stripe shape active regions and insulation layers are stacked alternatively over the semiconductor substrate, a gate electrode formed in the stacked active pattern, a source and drain formed at both sides...

02/27/14 - 20140054539 - Method and structure of monolithically integrated ic and resistive memory using ic foundry-compatible processes
The present invention relates to integrating a resistive o y device on top of an IC substrate monolithically using IC-foundry compatible processes. A method for forming an integrated circuit includes receiving a semiconductor substrate having a CMOS IC device formed on a surface region, forming a dielectric layer overlying the...

02/20/14 - 20140048763 - Forming resistive random access memories together with fuse arrays
A resistive random access memory array may be formed on the same substrate with a fuse array. The random access memory and the fuse array may use the same active material. For example, both the fuse array and the memory array may use a chalcogenide material as the active switching...

01/30/14 - 20140027705 - Memristor cell structures for high density arrays
A memristor array includes a lower layer of crossbars, upper layer of crossbars intersecting the lower layer of crossbars, memristor cells interposed between intersecting crossbars, and pores separating adjacent memristor cells. A method forming a memristor array is also provided....

01/30/14 - 20140027706 - Switching device and operating method for the same and memory array
A switching device and an operating method for the same and a memory array are provided. The switching device comprises a first solid electrolyte, a second solid electrolyte and a switching layer. The switching layer is adjoined between the first solid electrolyte and the second solid electrolyte....

01/30/14 - 20140027707 - Memory device and fabricating method thereof
According to one embodiment, a memory device includes first interconnects, second interconnects, and a first memory cell. The first memory cell is located in an intersection of one of the first interconnects and one of the second interconnects. The first memory cell includes a first multilayer structure and a first...

01/23/14 - 20140021439 - Semiconductor constructions, memory arrays, methods of forming semiconductor constructions and methods of forming memory arrays
Some embodiments include methods of forming semiconductor constructions. Carbon-containing material is formed over oxygen-sensitive material. The carbon-containing material and oxygen-sensitive material together form a structure having a sidewall that extends along both the carbon-containing material and the oxygen-sensitive material. First protective material is formed along the sidewall. The first protective...

12/26/13 - 20130341587 - Memory arrays and methods of forming memory cells
Some embodiments include methods of forming memory cells. A stack includes ovonic material over an electrically conductive region. The stack is patterned into rails that extend along a first direction. The rails are patterned into pillars. Electrically conductive lines are formed over the ovonic material. The electrically conductive lines extend...

12/05/13 - 20130320292 - Semiconductor memory device
A semiconductor memory device in accordance with an embodiment comprises first lines, second lines, and a memory cell array including memory cells. Each of the memory cells is disposed at each of intersections of the first lines and the second lines and is configured by a rectifier element and a...

11/28/13 - 20130313511 - Memory cell array and variable resistive memory device including the same
A memory cell array and a resistive variable memory device including the memory cell array are provided. The memory cell array includes a memory group. The memory cell array includes a pair of word lines, an inter-pattern insulating layer interposed between the pair of word lines, and a plurality of...

11/21/13 - 20130306933 - Nonvolatile memory cells and arrays of nonvolatile memory cells
A nonvolatile memory cell includes first and second electrodes. Programmable material and a select device are received in series between and with the first and second electrodes. Current conductive material is in series between and with the programmable material and the select device. An array of vertically stacked tiers of...

11/07/13 - 20130292633 - Etch bias homogenization
Methods and memory devices formed using etch bias homogenization are provided. One example method of forming a memory device using etch bias homogenization includes forming conductive material at respective levels over a substrate. Each respective level of conductive material is electrically coupled to corresponding circuitry on the substrate during patterning...

11/07/13 - 20130292634 - Resistance-switching memory cells having reduced metal migration and low current operation and methods of forming the same
In some aspects, a memory cell is provided that includes a steering element, a metal-insulator-metal (“MIM”) stack coupled in series with the steering element, and a conductor above the MIM stack. The MIM stack includes a resistance switching element and a top electrode disposed on the resistance switching element, and...

11/07/13 - 20130292635 - Memory cells, memory cell arrays, methods of using and methods of making
A semiconductor memory cell and arrays of memory cells are provided In at least one embodiment, a memory cell includes a substrate having a top surface, the substrate having a first conductivity type selected from a p-type conductivity type and an n-type conductivity type; a first region having a second...