| Thin film semiconductor device -> Monitor Keywords |
|
|
  Thin film semiconductor deviceUSPTO Application #: 20070246709Title: Thin film semiconductor device Abstract: A thin film semiconductor device is provided which includes an insulating substrate, a Si thin film formed over the insulating substrate, and a transistor with the Si thin film as a channel thereof. The Si thin film includes a polycrystal where a plurality of narrow, rectangular crystal grains are arranged. A surface of the polycrystal is flat at grain boundaries thereof. Also, an average film thickness of the boundaries of crystals of the Si thin film ranges from 90 to 100% of an intra-grain average film thickness. (end of abstract) Agent: Antonelli, Terry, Stout & Kraus, LLP - Arlington, VA, US Inventors: Shinya YAMAGUCHI, Mutsuko Hatano, Mitsuharu Tai, Sedng-Kee Park, Takeo Shiba USPTO Applicaton #: 20070246709 - Class: 257064000 (USPTO) Related Patent Categories: Active Solid-state Devices (e.g., Transistors, Solid-state Diodes), Non-single Crystal, Or Recrystallized, Semiconductor Material Forms Part Of Active Junction (including Field-induced Active Junction), Non-single Crystal, Or Recrystallized, Material With Specified Crystal Structure (e.g., Specified Crystal Size Or Orientation) The Patent Description & Claims data below is from USPTO Patent Application 20070246709. Brief Patent Description - Full Patent Description - Patent Application Claims
CROSS-REFERENCE TO RELATED APPLICATIONS [0001] This Application is a continuation of U.S. application Ser. No. 11/186,907, filed Jul. 22, 2005, which in turn, is a Divisional of U.S. application Ser. No. 10/438,843 (now U.S. Pat. No. 6,969,871), filed May 16, 2003; the entire disclosures of which are hereby incorporated by reference. BACKGROUND OF THE INVENTION [0002] 1. Field of the Invention [0003] The present invention relates to a thin film semiconductor device used for an image display device or the like. [0004] 2. Description of the Related Art [0005] For a thin film where conventional thin film semiconductor devices, which are thin film transistors (TFTs) chiefly used for the image display device or the like, are formed, high temperature poly-Si has been predominantly employed. The high temperature poly-Si is constituted by polycrystalline silicon (Si) formed on a quartz substrate by high temperature heat treatment at a temperature of about 900.degree. C. The polycrystalline Si having a comparatively large grain diameter of 500-600 nm is thereby formed. The TFTs formed on the high temperature poly-Si use a Si thin film with a low grain boundary density and high crystallinity as channels. Thus, it can attain an electron mobility of 100 to 150 cm.sup.2/Vs, which is near the electron mobility of single-crystal Si (-500 cm.sup.2/VS, S. M. Sze, Physics of Semiconductor Devices, p. 29, Second Edition, Wiley). However, in order to endure a high temperature process, there is a need to employ an expensive quartz substrate for this high temperature poly-Si. For this reason, a cost reduction in the overall device is difficult due to a cost of the substrate. The widespread use of TFTs has been thereby limited. [0006] In recent years, in place of the high temperature poly-Si, use of low temperature poly-Si has been increasingly studied. The low temperature poly-Si is polycrystalline Si obtained by crystallizing amorphous Si formed on a low-cost glass or plastic substrate by a plasma CVD method, using a melting and recrystallizing method such as excimer laser annealing. With this approach, a polycrystalline Si thin film can be formed at a low temperature up to 150.degree. C. Thus, a very cheap TFT can be formed. The low temperature poly-Si hitherto formed, however, had a grain size smaller than the high temperature poly-Si, and its surface roughness became noticeable. Further, only the polycrystalline Si with random surface orientations could be formed. When crystal grains are small, the density of grain boundaries in a carrier path increases. On the other hand, when the surface roughness is large, a breakdown voltage with respect to a gate voltage decreases. Further, when the surface orientations are random, trap level density of a grain boundary relatively increases. In either case, transistor characteristics are deteriorated. For this reason, the electron effect mobility of TFTs manufactured, using the conventional low temperature poly-Si as a material for the devices, was limited to approximately 150 cm.sup.2/Vs. With such a small electron mobility, a required device speed cannot be achieved. Thus, a problem arises that the types of devices that can be formed on the identical glass or plastic substrate are limited. In the case of an image display device, for example, a pixel unit can be formed on glass or plastic, but other circuits such as for a source driver, a gate driver, a decoder, a buffer, a shift register, a digital-to-analog converter, and a peripheral controller must be formed on a conventional printed circuit board. Then, the peripheral circuit unit and the substrate must be connected by a cable terminal for use. With this method, the size of a screen is reduced. In addition, the cost of the overall device increases. [0007] In order to solve these problems, a technique for increasing the diameter of a crystal grain, planarizing a surface of the film, and aligning positions of crystal grains and their surface orientations is required. There have been proposed various techniques for increasing the crystal grain diameter, planarizing the film surface, and controlling the crystal grain positions and their surface orientations of the low temperature poly-Si. One such technique is disclosed in JP-A-7-321339. In this technique, a metal element for selectively promoting crystallization is introduced into an amorphous Si film formed on an insulating substrate to bring about growth of crystals in parallel with the substrate, thereby forming polycrystalline Si having a [111] axis in a carrier moving direction. Another technique is disclosed in JP-A-10-41234. In this technique, the shape of a beam for heat treatment and the moving amount of irradiation are precisely controlled, thereby forming rectangular polycrystalline Si having a <100> axis in a direction perpendicular to the substrate and a {220} surface in parallel with or at a 45 degrees with respect to a beam scanning direction. Another such technique is disclosed in JP-A-8-55808. In this technique, a first polycrystalline Si layer is formed on the substrate and seed crystals having one of specific surfaces {100}, {110}, and {111} are formed by anisotropic etching. Then, a second polycrystalline Si layer is formed thereon, thereby forming a layer of columnar polycrystalline Si having aligned surface orientations. However, in spite of these numerous attempts, a TFT with a sufficiently high mobility has thus far not been achieved. [0008] The above-mentioned crystallization methods cannot be said to adequately fulfill the above desired requirements. For example, in these prior techniques, the maximum attainable grain diameter was about 2 .mu.m, which is an inadequate value. This is less than about 8 .mu.m, which is the practical size of a thin film transistor required for a large-screen liquid crystal display panel, much less for enabling reduction in device variations due to positional deviation of crystal grains. The more important problem is roughness of a Si thin film surface. In the crystallization method using a laser, especially an excimer laser, due to volume expansion during a melting and solidifying process of silicon, crystal grains collide with each other to lift up grain boundaries, thereby forming projections of the grain boundaries. In the case of annealing using the excimer laser, these projections are actually so high that they correspond to the film thickness of the original Si thin film. They sometimes extend to even 50 to 100 nm. If these projections are formed, the breakdown voltage with respect to the gate voltage is remarkably reduced, so that a gate leakage current is readily produced. For this reason, under present circumstances, though the mobility is expected to be traded off, the thickness of the gate insulation film is increased, as a measure against this reduction in the breakdown voltage. These techniques have not reached a level to replace an existing low-function thin film transistor device. Further, optimum lattice structures or optimum crystal surface orientations of Si crystals in contact with the substrate are not realizable from these techniques, which are also a cause of the above-mentioned problems, and which lead to an intrinsic limit as determined by deformation of an interface between the silicon crystals and the substrate, irrespective of methods for film formation and heat treatment. SUMMARY OF THE INVENTION [0009] In order to realize a high-performance, large area image display device at low cost, the present invention has been made. It is, therefore, an object of the present invention to provide a technique for realizing a TFT with a high mobility. In this technique, surface orientations of Si crystals of low-temperature poly-Si, which is a material for TFTS, having an optical lattice structure in view of deformation of an interface with the substrate are aligned, and the grain diameter of the low temperature poly-Si is increased to become the grain diameter of pseudo single crystals. Further, in this technique, the surface of the film is planarized so that a sufficient gate breakdown voltage can be ensured. [0010] In order to solve the above-mentioned problems, in a thin film semiconductor device according to the present invention, instead of performing momentary melting and solidification by irradiation of a pulsed beam with an excimer laser, a light beam modulated on time axis and spatially is irradiated using a solid laser, thereby realizing crystal growth that is nearly optimum for a structure and a growth speed of crystals in a Si thin film. Crystal grains with a large diameter and flat surfaces, and with their surface orientations controlled are thereby formed. Then, by using these crystal grains, a high-mobility TFT is realized. [0011] According to the present invention, a channel can be formed of rectangular crystal grains with a large diameter and small surface roughness. A high-mobility thin film transistor with a high gate breakdown voltage can thereby be realized. With transistors configured as described above, it becomes possible to intensively form a pixel unit and peripheral circuitry on an identical glass substrate. Accordingly, a high-function thin film semiconductor device and an image display device using these thin film semiconductor devices can be obtained. [0012] Other objects, features and advantages of the invention will become apparent from the following description of the embodiments of the invention taken in conjunction with the accompanying drawings. BRIEF DESCRIPTION OF THE DRAWINGS [0013] FIG. 1A is a diagram showing a perspective view of a crystal structure of a Si thin film of a channel region in a thin film transistor according to a first embodiment of the present invention, obliquely seen from above; [0014] FIG. 1B is a cross sectional view of a grain boundary according to the first embodiment of the present invention; [0015] FIG. 2A is a diagram showing a perspective view of a crystal structure of a Si thin film of a channel region in a thin film transistor according to a second embodiment of the present invention, obliquely seen from above; [0016] FIG. 2B is a cross sectional view of a grain boundary according to the second embodiment of the present invention; [0017] FIG. 3A is a diagram showing a perspective view of a crystal structure of a Si thin film of a channel region in a thin film transistor according to a third embodiment of the present invention, obliquely seen from above; [0018] FIG. 3B is a cross sectional view of a grain boundary according to the third embodiment of the present invention; [0019] FIG. 4A is a diagram showing a perspective view of a crystal structure of a Si thin film of a channel region in a thin film transistor according to a fourth embodiment of the present invention, obliquely seen from above; [0020] FIG. 4B is a cross sectional view of a grain boundary according to the fourth embodiment of the present invention; Continue reading... Full patent description for Thin film semiconductor device Brief Patent Description - Full Patent Description - Patent Application Claims Click on the above for other options relating to this Thin film semiconductor device patent application. ###  How KEYWORD MONITOR works... a FREE service from FreshPatents1. Sign up (takes 30 seconds). 2. Fill in the keywords to be monitored. 3. Each week you receive an email with patent applications related to your keywords. Start now! - Receive info on patent apps like Thin film semiconductor device or other areas of interest. ### Previous Patent Application: Electronic circuit with repetitive patterns formed by shadow mask vapor deposition and a method of manufacturing an electronic circuit element Next Patent Application: Semiconductor device and method of manufacturing same Industry Class: Active solid-state devices (e.g., transistors, solid-state diodes) ### FreshPatents.com Support Thank you for viewing the Thin film semiconductor device patent info. IP-related news and info Results in 0.71681 seconds Other interesting Feshpatents.com categories: Electronics: Semiconductor , Audio , Illumination , Connectors , Crypto , |
||
