Ternary and multi-value digital signal scramblers, descramblers and sequence of generators -> Monitor Keywords
Fresh Patents
Monitor Patents Patent Organizer How to File a Provisional Patent Browse Inventors Browse Industry Browse Agents Browse Locations
     new ** File a Provisional Patent ** 
site info Site News  |  monitor Monitor Keywords  |  monitor archive Monitor Archive  |  organizer Organizer  |  account info Account Info  |  
05/17/07 | 93 views | #20070110229 | Prev - Next | USPTO Class 380 | About this Page  380 rss/xml feed  monitor keywords

Ternary and multi-value digital signal scramblers, descramblers and sequence of generators

USPTO Application #: 20070110229
Title: Ternary and multi-value digital signal scramblers, descramblers and sequence of generators
Abstract: Reversible and self reversing multi-value scrambling functions created by applying multi-value inverters are disclosed. The generation of possible multi-value inverters is also presented. Corresponding multi-value descrambling functions are also disclosed. The multi-value functions are used in circuits that scramble and descramble multi-value signals. The multi-value functions can also be used in signal generators. Such signal generators do not require the use of multipliers. The auto-correlation of the signals generated by the signal generators is also presented. Electronic circuits that implement the multi-value functions are also described. (end of abstract)
Agent: Glen M. Diehl Diehl Servilla LLC - Clark, NJ, US
Inventor: Peter Lablans
USPTO Applicaton #: 20070110229 - Class: 380028000 (USPTO)
Related Patent Categories: Cryptography, Particular Algorithmic Function Encoding
The Patent Description & Claims data below is from USPTO Patent Application 20070110229.
Brief Patent Description - Full Patent Description - Patent Application Claims  monitor keywords

STATEMENT OF RELATED CASES

[0001] This application is a continuation-in-part of U.S. patent application Ser. No. 10/935,960 filed on Sep. 8, 2004 which claims the benefit of U.S. provisional patent application Ser. No. 60/547,683 filed on Feb. 25, 2004, both of which are incorporated herein by reference.

BACKGROUND OF THE INVENTION

[0002] This invention relates to the scrambling of multi-value digital (non-binary) signals and the generation of multi-value (non-binary) digital signals consisting of sequences of multi-value (non-binary) digital elements such as n-value pseudo-noise sequences. Multi-value signals, also referred to as x-value signals, can assume one of x states, wherein x is greater than or equal to three.

[0003] Its potential application is in telecommunication systems, control systems and other applications. Specific examples of utility where the invention can be used include spread-spectrum technologies, signal scrambling, CDMA, line-coding and scrambling application in video and other signal distribution.

[0004] Digital scramblers are used to change the appearance of a digital signal in such a way that during transmission the signal is different from the original signal. The original signal can be recovered from the scrambled signal at the receiving end by a descrambler. Most commonly in today's telecommunications, the scramblers relate to binary signals.

[0005] Scrambling of a binary signal can be achieved by combining the binary signal to be scrambled with a second known binary signal through a digital circuit that has the characteristics of a reversible function. The inventor has recognized that the reversible function has the property that its two inputs generate an output. When applying this output as the input to another, but similar, circuit with as the other input a signal similar to the known input of the first digital circuit, the output of the second circuit is identical to the to be scrambled data signal input of the first circuit. This other circuit is a descrambler.

[0006] There are two known binary functions that can perform this reversible function: the Exclusive Or (XOR) and the Equal function. The XOR function is also known as the modulo-2 adding function.

[0007] Telecommunication markets such as wireless communications and internet communications demonstrate an ongoing increase in demand for higher information transmission rates. This demand in increased information transmission rates in wireless communications is addressed by increasing bandwidth of communication channels, by compression of the information and by moving into much higher radio spectra (such as Ultra Wide Band in the 5 GHz area). Eventually, new technology has to be applied to obtain better performance from existing bandwidth, starting with highly congested spectrum areas. Current transmission technology predominantly uses digital binary signals. One possible technology to provide better bandwidth usage is the application of multi-value digital signals. Scrambling, descrambling and signal sequence generation is an important element of signal processing technology, especially in wireless communications. However, currently very little technology exists in prior art that can perform multi-value digital scrambling, descrambling and sequence generation. Most of prior art in scrambling, descrambling and sequence generation only performs binary functions, as previously discussed.

[0008] Consequently, new and improved methods and apparatus to perform scrambling, descrambling and sequence generation on non-binary, multi-value digital signals are required.

[0009] The existence of multi-value reversible logic functions has been previously mentioned. However, no mention has been found of multi-value reversible logic in scrambling/descrambling applications, nor in the generation of multi-value signal sequences.

SUMMARY OF THE INVENTION

[0010] In view of the more limited possibilities of the prior art in binary and multi-value scrambling (or reversible) logic functions, the current invention offers an easier design as well as a greater variety in multi-value scramblers and in LFSR based sequence generators. It also provides improved performance.

[0011] The general purpose of the present invention, which will be described subsequently in greater detail, is to provide new scrambler/descrambler systems and LFSR based generators of multi-value signal sequences. It also provides a new electronic circuit and gates to process multi-value signals, and provides sequence generators with reduced component and count.

[0012] Before explaining at least one embodiment of the invention in detail it is to be understood that the invention is not limited in its application to the details of construction and to the arrangements of the components set forth in the following description or illustrated in the drawings. The invention is capable of other embodiments and of being practiced and carried out in various ways. Also, it is to be understood that the phraseology and terminology employed herein are for the purpose of the description and should not be regarded as limiting.

[0013] Multi-value and n-value in the context of this application mean a number n, with n being a positive integer greater than two.

[0014] A primary object of the present invention is to provide new multi-value scrambler/descrambler systems that will overcome the shortcomings of the prior art devices.

[0015] An object of the present invention is to provide a maximum set of multi-value digital, single function, scrambling/descrambling devices.

[0016] Another object is to provide new LFSR based multi-value digital scramblers and self synchronizing LFSR based descrambler devices.

[0017] Another object is to provide a method for applying multi-value logic scrambling/descrambling functions in a LFSR architecture to generate multi-value digital signal sequences.

[0018] Another object of the invention is to provide n-Value LFSR based scramblers/descramblers as n-value signal spreaders/despreaders with no synchronization requirements. As is known, these are easier to realize, but provide less security.

[0019] Another object of the invention is to provide n-Value LFSR based scramblers/descramblers as n-value signal spreaders/despreaders with synchronization requirements. As is known, these are harder to realized, but provide higher security.

[0020] Another object is to provide multi-value digital inverters that will change the value of a multi-value signal without upsetting the distinguishing characteristics of the individual elements of a digital signal.

[0021] Another object is to provide composite systems comprising two or more individual systems that are connected through components that execute multi-value logic digital scrambling functions.

Continue reading...
Full patent description for Ternary and multi-value digital signal scramblers, descramblers and sequence of generators

Brief Patent Description - Full Patent Description - Patent Application Claims
Click on the above for other options relating to this Ternary and multi-value digital signal scramblers, descramblers and sequence of generators patent application.
###
monitor keywords

How KEYWORD MONITOR works... a FREE service from FreshPatents
1. Sign up (takes 30 seconds). 2. Fill in the keywords to be monitored.
3. Each week you receive an email with patent applications related to your keywords.  
Start now! - Receive info on patent apps like Ternary and multi-value digital signal scramblers, descramblers and sequence of generators or other areas of interest.
###


Previous Patent Application:
Method and apparatus for reproducing contents data
Next Patent Application:
Transmission/reception system, transmission/reception method, receiver device, reception method, and program
Industry Class:
Cryptography

###

FreshPatents.com Support
Thank you for viewing the Ternary and multi-value digital signal scramblers, descramblers and sequence of generators patent info.
IP-related news and info


Results in 0.61071 seconds


Other interesting Feshpatents.com categories:
Accenture , Agouron Pharmaceuticals , Amgen , AT&T , Bausch & Lomb , Callaway Golf