System, method, and computer program product for reducing memory write operations using an instruction set -> Monitor Keywords
Fresh Patents
Monitor Patents Patent Organizer How to File a Provisional Patent Browse Inventors Browse Industry Browse Agents Browse Locations
site info Site News  |  monitor Monitor Keywords  |  monitor archive Monitor Archive  |  organizer Organizer  |  account info Account Info  |  
05/29/08 - USPTO Class 711 |  33 views | #20080126685 | Prev - Next | About this Page  711 rss/xml feed  monitor keywords

System, method, and computer program product for reducing memory write operations using an instruction set

USPTO Application #: 20080126685
Title: System, method, and computer program product for reducing memory write operations using an instruction set
Abstract: An apparatus, method, and computer program product comprise identifying write operations to be performed on a data stored in memory. Further, a difference is determined between results of the write operations and the data stored in the memory. In addition, the difference information associated with the difference is stored, using an instruction set Furthermore, the write operations are reduced, utilizing the difference information.
(end of abstract)
Agent: Zilka-kotab, PC - San Jose, CA, US
Inventor: Radoslav Danilak
USPTO Applicaton #: 20080126685 - Class: 711103 (USPTO)


The Patent Description & Claims data below is from USPTO Patent Application 20080126685.
Brief Patent Description - Full Patent Description - Patent Application Claims  monitor keywords RELATED APPLICATIONS

The present application claims priority to a first provisional application filed Nov. 24, 2006 under application Ser. No.: 60/860,843, and a second provisional application filed Jan. 3, 2007 under application Ser. No.: 60/878,242, which are incorporated by reference in their entirety for all purposes.

FIELD OF THE INVENTION

The present invention relates to memory, and more particularly to memory having a finite lifetime.

BACKGROUND

Memory is one of the most limiting aspects of performance of modern enterprise computing systems. One limiting aspect of memory is the fact that many types of memory exhibit a limited lifetime. For example, a lifetime of non-volatile memory such as flash is reduced, albeit a small amount, each time it is erased and re-written. Over time and thousands of erasures and re-writes, such flash memory may become less and less reliable.

Thus, depending on the type of use (e.g. light vs. heavy), a lifetime of flash memory may vary widely. This can be problematic in various respects. For instance, flash memory manufacturers are often expected to provide a limited warranty for a specified amount of time. While such warranty may be sufficient for light to typical use of the flash memory, it may require the return and replacement of the flash memory in instances of heavy use (e.g. in an enterprise application, etc.).

Such situations may significantly impact profits of a flash memory manufacturer. In particular, the need to continuously replace warranted flash memory for heavy-use customers can considerably reduce profits derived from the sale of flash memory to light-to-typical-use customers. There is thus a need for addressing these and/or other issues associated with the prior art.

SUMMARY

An apparatus, method, and computer program product are provided for identifying write operations to be performed on a data stored in memory. Further, a difference is determined between results of the write operations and the data stored in the memory. In addition, the difference information associated with the difference is stored, using an instruction set. Furthermore, the write operations are reduced, utilizing the difference information.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 shows a method for delaying operations that reduce a lifetime of memory, in accordance with one embodiment.

FIG. 2 shows a technique for delaying operations that reduce a lifetime of memory, in accordance with another embodiment.

FIG. 3 shows a time interval-based technique for delaying operations that reduce a lifetime of memory, in accordance with yet another embodiment.

FIG. 4 shows an integration-based technique for delaying operations that reduce a lifetime of memory, in accordance with still yet another embodiment.

FIG. 5 illustrates a system for delaying operations that reduce a lifetime of memory, if a desired lifetime duration exceeds an estimated lifetime duration, in accordance with another embodiment.

FIG. 6 illustrates a method for delaying operations that reduce a lifetime of memory, if a desired lifetime duration exceeds an estimated lifetime duration, in accordance with another embodiment.

FIG. 7 shows a graphical user interface for gauging a lifetime of memory, in accordance with another embodiment.



Continue reading...
Full patent description for System, method, and computer program product for reducing memory write operations using an instruction set

Brief Patent Description - Full Patent Description - Patent Application Claims
Click on the above for other options relating to this System, method, and computer program product for reducing memory write operations using an instruction set patent application.

Patent Applications in related categories:

20080276036 - Memory with block-erasable location - A non-volatile main memory (10) comprises a plurality of physical blocks of memory locations. Pointing information (112a-c, 114a-c) is stored in the main memory (10), the pointing information comprising pointers (112a-c) to used blocks in use for particular functions and pointers (114a-c) to free blocks that are free for future ...

20080276037 - Method to access storage device through universal serial bus - A method accessing a flash memory storage device through universal serial bus (USB) of the present invention includes a flash controller and a flash memory, wherein the method includes connecting the storage device to a USB interface of an electronic device; outputting a plurality of accessing instructions to the flash ...

20080276038 - Storage system using flash memory modules logically grouped for wear-leveling and raid - A storage system using flash memories includes a storage controller and plural flash memory modules as storage media. Each flash memory module includes at least one flash memory chip and a memory controller for leveling erase counts of blocks belonging to the flash memory chip. The storage controller combines the ...

20080276035 - Wear leveling - A reference memory location can be designated in a memory device. A memory location can be designated in response to storing data in the memory device. If the identified memory location is associated with the reference memory location then an allocated memory location can be designated relative to the reference ...


###
monitor keywords

How KEYWORD MONITOR works... a FREE service from FreshPatents
1. Sign up (takes 30 seconds). 2. Fill in the keywords to be monitored.
3. Each week you receive an email with patent applications related to your keywords.  
Start now! - Receive info on patent apps like System, method, and computer program product for reducing memory write operations using an instruction set or other areas of interest.
###


Previous Patent Application:
System and method for controlling access to a memory device of an electronic device
Next Patent Application:
Memory device with emulated characteristics
Industry Class:
Electrical computers and digital processing systems: memory

###

FreshPatents.com Support
Thank you for viewing the System, method, and computer program product for reducing memory write operations using an instruction set patent info.
IP-related news and info


Results in 0.25787 seconds


Other interesting Feshpatents.com categories:
Electronics: Semiconductor Audio Illumination Connectors Crypto