| Simultaneous transmissions between multiple master buses and multiple slave buses -> Monitor Keywords |
|
|
  Simultaneous transmissions between multiple master buses and multiple slave busesUSPTO Application #: 20080046619Title: Simultaneous transmissions between multiple master buses and multiple slave buses Abstract: A bus system, such as an internal bus system located within a digital device, is disclosed herein. The bus system comprises a plurality of master buses, each master bus connected to at least one master. The bus system also comprises a multi-bus interface connected to the plurality of master buses and a slave bus connected to the multi-bus interface. The multi-bus interface enables one master bus at a time to access the slave bus. Also disclosed herein are bus structures and methods for interfacing between master buses and slave buses. (end of abstract)
Agent: Thomas, Kayden, Horstemeyer & Risley, LLP - Atlanta, GA, US Inventor: William V. Miller USPTO Applicaton #: 20080046619 - Class: 710110000 (USPTO) Related Patent Categories: Electrical Computers And Digital Data Processing Systems: Input/output, Intrasystem Connection (e.g., Bus And Bus Transaction Processing), Bus Access Regulation, Bus Master/slave Controlling The Patent Description & Claims data below is from USPTO Patent Application 20080046619. Brief Patent Description - Full Patent Description - Patent Application Claims
CROSS-REFERENCE TO RELATED APPLICATION [0001] This application is a continuation of U.S. patent application Ser. No. 10/877,376, filed Jun. 25, 2004. BACKGROUND [0002] Many digital devices, such as those classified as System-On-Chip (SOC) devices, contain a bus structure where multiple masters and multiple slaves share a common internal bus. The internal bus can be defined as a standard interface between the masters and slaves, making the development and implementation of the masters and slaves relatively simple. The common internal bus also provides a flexible platform to which digital systems may be designed. [0003] FIG. 1 illustrates a conventional bus structure 10 for an SOC device, in which a single internal bus 12 connects a plurality of masters 14 with a plurality of slaves 16. Also connected to the internal bus 12 is a bus arbiter 18, which monitors the internal bus 12 and grants ownership of the internal bus 12 to the masters 14 when needed. Once ownership of the bus is obtained, a master 14 is allowed to control a desired slave 16. Since the internal bus 12 provides a standard interface, any arbitrary number of masters 14 or slaves 16 can be connected to the internal bus 12. [0004] Devices considered to be masters 14 include, for example, general purpose processors, digital signal processors (DSPs), universal bus interface (USB) host controller, DMA controller, LCD controller, etc. The slaves 16 may include devices such as memory controllers, serial peripheral interface (SPI) devices, real-time clocks, watchdog timers, pulse width modulators, interrupt controllers, UARTs, etc. As is well known in the art, any master 14 can seek ownership of the internal bus 12 by sending a request to the bus arbiter 18. When there are no conflicting requests, then the bus arbiter 18 normally grants ownership to the requesting master 14, and the master 14 gains ownership of the internal bus 12 and is allowed to access a particular slave 16. When multiple masters 14 request bus ownership at one time, then the bus arbiter 18 utilizes a predefined arbitration protocol to grant ownership to only one master at a time. The arbitration protocol is followed in order to guarantee that each master is serviced in a manner to maximize the performance and stability of the system as a whole. [0005] The conventional bus structure 10 of FIG. 1 allows great flexibility in control, such that any master 14 can access or control any slave 16. In the case where there are five master and twenty slaves, there would be one hundred master/slave combinations possible. One disadvantage of this bus structure 10, however, is that while one master is accessing one slave, a second master cannot be simultaneously accessing a second slave. In this regard, only one master 14 and only one slave 16 can be active at any time. If two masters 14 attempt to gain ownership of the internal bus 12, then one master 14 must wait for the first one to complete the transaction before the second one can begin. Since the internal bus 12 is only capable of handling one master/slave connection at a time, the conventional bus structure 10 is therefore limited by the bandwidth of the internal bus 12. A disadvantage of this conventional bus structure 10 is that a bottleneck situation can result when multiple simultaneously requests are made. [0006] A couple solutions have been proposed to overcome the deficiencies of the conventional system. One solution has been to increase the operating frequency of the internal bus. However, this complicates the design of the master/slave interfaces and typically would require redesigning the masters and slaves in order that they will be able to operate at the higher speed. Another solution has been to widen the associated data bus portion of the internal bus to increase the data bandwidth, allowing more information to be transferred during each cycle. However, this approach increases the amount of logic necessary to implement each master/slave interface on the internal bus. For those masters and/or slaves already in existence or those in the process of being designed, increasing the internal bus frequency or data width might require additional work to redesign the components. [0007] A new internal bus structure, which eliminates the undesirable bottlenecks resulting from the conventional system, is desired. Such a new system should allow more than a single master/slave transaction to occur at a time while still maintaining the same amount of flexibility present in the prior art. It would further be beneficial for such a new system to operate with a frequency or a data bandwidth that does not necessarily have to be increased in order to achieve these objectives. The present disclosure provides a system to alleviate the bus bandwidth limitation of the prior art without increasing the operating frequency or data width of the internal bus interfaces. SUMMARY [0008] The present application is directed to bus systems, such as internal bus structures located within digital devices, and methods for interfacing between master buses and slave buses that have been formed by dividing a single bus structure. One exemplary embodiment of the present application is directed to an internal bus structure comprising a plurality of master buses and plurality of slave buses. At least one master is connected to each master bus and at least one slave is connected to each slave bus. The internal bus structure also comprises a plurality of multi-bus interfaces, each multi-bus interface corresponding to a respective slave bus. Furthermore, each multi-bus interface multiplexes the plurality of master buses to the respective slave bus. [0009] Another embodiment disclosed herein is directed to a bus system comprising a plurality of master buses, where each master bus is connected to at least one master. The bus system also comprises a multi-bus interface connected to the plurality of master buses and a slave bus connected to the multi-bus interface. The multi-bus interface enables one master bus at a time to access the slave bus. [0010] Also described in the disclosure herein is an embodiment of a multi-bus interface comprising means for receiving requests from a plurality of master buses, means for selecting a request from one of the plurality of master buses, and means for transmitting the selected request to a slave bus. [0011] A method for interfacing buses is also described, wherein the method comprises receiving a first request from a first master on a first master bus to access a first slave on a first slave bus. The method also includes receiving a second request from a second master on a second master bus to access a second slave on a second slave bus. Finally, the method comprises enabling the first master to transact with the first slave at the same time that the second master transacts with the second slave. BRIEF DESCRIPTION OF THE DRAWINGS [0012] Many aspects of the embodiments of the present disclosure can be better understood with reference to the following drawings. Like reference numerals designate corresponding parts throughout the several views. [0013] FIG. 1 illustrates a schematic block diagram of a conventional bus structure, in which a single internal bus connects a plurality of masters with a plurality of slaves. [0014] FIG. 2 is a schematic block diagram of a first embodiment of an internal bus structure according to the teachings of the present application. [0015] FIG. 3 is a schematic block diagram of a second embodiment of an internal bus structure connecting four master buses with four slave buses. [0016] FIG. 4 is a schematic block diagram of an embodiment of one of the multi-bus interfaces shown in FIG. 3. [0017] FIG. 5 is a timing diagram of a request signal and a data signal when only one request at a time is made. [0018] FIG. 6 is a timing diagram of request signals, data signals, and wait signals when three simultaneous requests are made. [0019] FIG. 7 is a schematic block diagram of an embodiment of the multi-bus arbiter shown in FIG. 4. [0020] FIG. 8 is a schematic block diagram of an embodiment of one of the request buffers shown in FIG. 7. Continue reading... Full patent description for Simultaneous transmissions between multiple master buses and multiple slave buses Brief Patent Description - Full Patent Description - Patent Application Claims Click on the above for other options relating to this Simultaneous transmissions between multiple master buses and multiple slave buses patent application. ###  How KEYWORD MONITOR works... a FREE service from FreshPatents1. Sign up (takes 30 seconds). 2. Fill in the keywords to be monitored. 3. Each week you receive an email with patent applications related to your keywords. Start now! - Receive info on patent apps like Simultaneous transmissions between multiple master buses and multiple slave buses or other areas of interest. ### Previous Patent Application: Data transmission coordinating method and system Next Patent Application: Handling of the transmit enable signal in a dynamic random access memory controller Industry Class: Electrical computers and digital data processing systems: input/output ### FreshPatents.com Support Thank you for viewing the Simultaneous transmissions between multiple master buses and multiple slave buses patent info. IP-related news and info Results in 1.1373 seconds Other interesting Feshpatents.com categories: Electronics: Semiconductor , Audio , Illumination , Connectors , Crypto , |
||
