| Semiconductor device and method for fabricating the same -> Monitor Keywords |
|
|
 
Semiconductor device and method for fabricating the sameRelated Patent Categories: Semiconductor Device Manufacturing: Process, Coating With Electrically Or Thermally Conductive Material, To Form Ohmic Contact To Semiconductive Material, Contacting Multiple Semiconductive Regions (i.e., Interconnects), Multiple Metal Levels, Separated By Insulating Layer (i.e., Multiple Level Metallization), With Formation Of Opening (i.e., Viahole) In Insulative LayerSemiconductor device and method for fabricating the same description/claimsThe Patent Description & Claims data below is from USPTO Patent Application 20060128141, Semiconductor device and method for fabricating the same. Brief Patent Description - Full Patent Description - Patent Application Claims
BACKGROUND OF THE INVENTION [0001] The present invention relates to a semiconductor device, including metal interconnects laid in an insulating film with a low dielectric constant (which will be herein called a low-dielectric-constant film), and also relates to a method for fabricating the same. [0002] Hereinafter, the structure of a semiconductor device, including inlaid metal interconnects in a low-dielectric-constant film, will be described with reference to FIG. 6. [0003] As shown in FIG. 6, a second insulating film 102 is formed of a silicon dioxide film, for example, on a first insulating film 101 deposited on a semiconductor substrate 100. In the second insulating film 102, metal interconnects 105 have been formed. Specifically, each of the metal interconnects 105 consists of a barrier metal layer 105a of tantalum nitride, for example, and a main interconnect layer 105b of copper, for instance. [0004] In this semiconductor device, the second insulting film 102, which exists between the metal interconnects 105, is made of silicon dioxide with a dielectric constant between about 3.9 and about 4.2. Therefore, a parasitic capacitance, generated between the metal interconnects 105, increases, thereby interfering with high-speed operation of the semiconductor device. [0005] To solve this problem, a carbon-containing silicon dioxide film with a low dielectric constant of about 2.5 may be used as the second insulating film 102. [0006] Hereinafter, a method for fabricating a semiconductor device, including inlaid metal interconnects formed in an insulating film of carbon-containing silicon dioxide, will be described with reference to FIGS. 7A through FIGS. 7E. [0007] First, as shown in FIG. 7A, a second insulating film 110 of carbon-containing silicon dioxide, is deposited on a first insulating film 101 formed on a semiconductor substrate 100. Then, a resist pattern 111 with openings for forming interconnect grooves is defined on the second insulating film 110 as shown in FIG. 7B. [0008] Next, as shown in FIG. 7C, the second insulating film 110 is plasma-etched using an etching gas, consisting essentially of fluorine and carbon, and being masked with the resist pattern 111. In this manner, interconnect grooves 112 are formed in the second insulating film 110. As a result, the upper part of the resist pattern 111 changes into a cured layer 111a. Specifically, the bonding states of atoms in the cured layer 111a are different from those of atoms in the original material of the resist pattern 111 that has not yet been plasma-etched. And the cured layer 111a is made of a polymer consisting essentially of fluorine and carbon and has a thickness of about 50nm. The cured layer 111a cannot be removed by a wet etching process but can be removed by a plasma etching process using oxygen gas. [0009] Accordingly, the resist pattern 111 is ashed away with oxygen plasma as shown in FIG. 7D. In this case, the ashing process is performed by a down flow technique (in which no bias voltage is applied to the substrate), in a vacuum between about 267 Pa and about 400 Pa, for example, and with the substrate heated to a relatively high temperature between about 150.degree. C. and about 250.degree. C., for instance. In this manner, the resist pattern 111 with the cured layer 111a in its upper part can be stripped just as intended. Also, a silicon dioxide film 113 with a thickness of 200 nm, for example, is formed in the upper part of the second insulating film 110 of carbon containing silicon dioxide. [0010] In the ashing process using oxygen plasma, carbon is removed from the carbon-containing silicon dioxide for the second insulating film 110, thereby producing silicon dioxide. Hereinafter, this mechanism will be described with reference to FIGS. 8 and 9. [0011] FIG. 8 illustrates an example of a chemical formula representing a carbon-containing silicon dioxide. If the carbon-containing silicon dioxide represented by this chemical formula and oxygen are bonded together, the following chemical reaction2CH.sub.3+7O.fwdarw.2CO.sub.2.uparw.+3H.sub.2O.uparw. occurs. Then, CH.sub.3, which has been bonded to Si, disappears. That CH.sub.3 disappeared is replaced with O to form SiO.sub.2 bonds. Therefore, a silicon dioxide as represented by the chemical formula shown in FIG. 9 is produced. [0012] Next, a tantalum nitride film is deposited over the second insulating film 110, or on the silicon dioxide film 113 more exactly, by a sputtering process. And then, a copper film is deposited on the tantalum nitride film by an electroplating process. Thereafter, excessive parts of the copper and tantalum nitride films, existing over the second insulating film 110, are removed by a CMP process, thereby defining metal interconnects 114 as shown in FIG. 7E. The metal interconnects 114 are made up of a barrier metal layer 114a of tantalum nitride and a main interconnect layer 114b of copper. [0013] However, the semiconductor device formed in this manner has the following problems. [0014] First of all, in the step of ashing away the resist pattern 111 using oxygen plasma, the silicon dioxide film 113 is adversely formed in the upper part of the second insulating film 110 of carbon-containing silicon dioxide. Specifically, the silicon dioxide film 113 exhibits a high dielectric constant and has a thickness of 200 nm, for example. Therefore, although the carbon-containing silicon dioxide film is used as the second insulating film 110, a parasitic capacitance generated between the metal interconnects 114 cannot be reduced sufficiently. [0015] Also, the silicon dioxide film 113 has a density between 1.7 g/cm.sup.3 and 1.8 g/cm.sup.3, which is lower than that of a silicon dioxide film formed by a plasma CVD process, for instance. Therefore, when oxygen plasma is supplied in a subsequent process step, oxygen ions go through the silicon dioxide film 113 to reach and oxidize the carbon-containing silicon dioxide film under the film 113. As a result, the silicon dioxide film 113 has its film thickness increased undesirably. This phenomenon is observed, for example, in the subsequent process step of ashing away a resist pattern for forming via holes over the metal interconnects 114. The phenomenon is also observed, for instance, in the subsequent process step of ashing away a resist pattern for forming interconnect grooves for upper-level metal interconnects to be formed over the via holes. [0016] As described above, in the known semiconductor device including inlaid metal interconnects in an insulating film of carbon-containing silicon dioxide, a thick silicon dioxide film is unintentionally formed in upper parts of the insulting film that surround the metal interconnects. As a result, a parasitic capacitance generated between the metal interconnects increases disadvantageously. SUMMARY OF THE INVENTION [0017] It is therefore an object of the present invention to enhance the performance of a semiconductor device, including inlaid metal interconnects in an insulating film of carbon-containing silicon dioxide, by reducing a parasitic capacitance produced between the metal interconnects. [0018] To achieve this object, a first inventive semiconductor device includes: an insulating film formed of a carbon-containing silicon dioxide film on a substrate; an interconnect groove formed in the insulating film; a silicon dioxide layer, which is formed on the bottom and side faces of the interconnect groove and has a density high enough to allow almost no oxygen to pass therethrough; and a metal interconnect formed on the silicon dioxide layer inside the interconnect groove. [0019] In the first inventive device, the silicon dioxide layer with a density high enough to allow almost no oxygen to pass therethrough is formed on the bottom and side faces of the interconnect groove. Therefore, even if oxygen plasma is supplied in a subsequent process step, oxygen ions cannot pass through the silicon dioxide layer, and the carbon-containing silicon dioxide film surrounding the silicon dioxide layer is not oxidized. Accordingly, the thickness of the silicon dioxide layer, existing on the bottom and side faces of the interconnect groove, does not increase. As a result, a parasitic capacitance produced between the metal interconnects can be reduced just as intended. [0020] In one embodiment of the first device, the silicon dioxide layer preferably has a density of 2.0 g/cm.sup.3 or more. [0021] In such an embodiment, the silicon dioxide layer prevents the oxygen ions from passing therethrough with much more certainty. As a result, it is possible to suppress the increase in thickness of the silicon dioxide layer existing on the bottom and side faces of the interconnect groove. [0022] A second inventive semiconductor device includes: an insulating film formed of a carbon-containing silicon dioxide film on a substrate; an interconnect groove formed in the insulating film; a silicon dioxide layer, which is formed on the bottom and side faces of the interconnect groove and has a small and uniform thickness; and a metal interconnect formed on the silicon dioxide layer inside the interconnect groove. Continue reading about Semiconductor device and method for fabricating the same... Full patent description for Semiconductor device and method for fabricating the same Brief Patent Description - Full Patent Description - Patent Application Claims Click on the above for other options relating to this Semiconductor device and method for fabricating the same patent application. ###  How KEYWORD MONITOR works... a FREE service from FreshPatents1. Sign up (takes 30 seconds). 2. Fill in the keywords to be monitored. 3. Each week you receive an email with patent applications related to your keywords. Start now! - Receive info on patent apps like Semiconductor device and method for fabricating the same or other areas of interest. ### Previous Patent Application: Process sequence for doped silicon fill of deep trenches Next Patent Application: Method for selective deposition of a thin self-assembled monolayer Industry Class: Semiconductor device manufacturing: process ### FreshPatents.com Support Thank you for viewing the Semiconductor device and method for fabricating the same patent info. IP-related news and info Results in 0.11911 seconds Other interesting Feshpatents.com categories: Software: Finance , AI , Databases , Development , Document , Navigation , Error 174 |
 * Protect your Inventions * US Patent Office filing 
PATENT INFO |
|
