Site News  |   Monitor Keywords  |   Monitor Archive  |   Organizer  |   Account Info  |

Power efficiency in microprocessors

Power efficiency in microprocessors description/claims

This application is a continuation of U.S. patent application Ser. No. 10/478,168, filed Aug. 25, 2004, which claims the benefit of International Patent Application No. PCT/GB02/02034, filed May 2, 2002, which claims priority to Great Britain Patent Application No. 0112276.1, filed May 19, 2001.

The invention relates to improved power efficiency in microprocessors.

The concept of Hamming distance will first be described. The Hamming distance between two binary numbers is the count of the number of bits that differ between them. For example:

Numbers in binary (inc.

Continue reading about Power efficiency in microprocessors...
Full patent description for Power efficiency in microprocessors

Brief Patent Description - Full Patent Description - Patent Application Claims

Click on the above for other options relating to this Power efficiency in microprocessors patent application.

Patent Applications in related categories:

20090300387 - Operation method of storage apparatus, storage apparatus and storage subsystem - Proposed is an operation method for seeking a power interruption operation target in which MTBF will become longest. When a target value regarding a power interruption time and a target value regarding a power interruption count per 24 hours is input from an administrator to a management computer, the management ...

20090300386 - Reducing power consumption during execution of an application on a plurality of compute nodes - Methods, apparatus, and products are disclosed for reducing power consumption during execution of an application on a plurality of compute nodes that include: powering up, during compute node initialization, only a portion of computer memory of the compute node, including configuring an operating system for the compute node in the ...

20090300384 - Reducing power consumption while performing collective operations on a plurality of compute nodes - Methods, apparatus, and products are disclosed for reducing power consumption while performing collective operations on a plurality of compute nodes that include: receiving, by each compute node, instructions to perform a type of collective operation; selecting, by each compute node from a plurality of collective operations for the collective operation ...

20090300385 - Reducing power consumption while synchronizing a plurality of compute nodes during execution of a parallel application - Methods, apparatus, and products are disclosed for reducing power consumption while synchronizing a plurality of compute nodes during execution of a parallel application that include: beginning, by each compute node, performance of a blocking operation specified by the parallel application, each compute node beginning the blocking operation asynchronously with respect ...


###


How KEYWORD MONITOR works... a FREE service from FreshPatents
1. Sign up (takes 30 seconds). 2. Fill in the keywords to be monitored.
3. Each week you receive an email with patent applications related to your keywords.  
Start now! - Receive info on patent apps like Power efficiency in microprocessors or other areas of interest.
###


Previous Patent Application:
Data structure for budgeting power for multiple devices
Next Patent Application:
Semiconductor integrated circuit device and electronic device
Industry Class:
Electrical computers and digital processing systems: support

###

• Provisional Patent
• Utility Patent

• What Is a Patent?
• What Is a Trademark or Servicemark?
• What Is a Copyright?
• Patent Laws