Non-volatile electrically alterable semiconductor memory with control and floating gates and side-wall coupling -> Monitor Keywords
Fresh Patents
Monitor Patents Patent Organizer File a Provisional Patent Browse Inventors Browse Industry Browse Agents Browse Locations
site info Site News  |  monitor Monitor Keywords  |  monitor archive Monitor Archive  |  organizer Organizer  |  account info Account Info  |  
12/27/07 - USPTO Class 365 |  41 views | #20070297246 | Prev - Next | About this Page  365 rss/xml feed  monitor keywords

Non-volatile electrically alterable semiconductor memory with control and floating gates and side-wall coupling

USPTO Application #: 20070297246
Title: Non-volatile electrically alterable semiconductor memory with control and floating gates and side-wall coupling
Abstract: In a memory cell array, each memory cell includes a control gate disposed laterally adjacent a floating gate. The memory cells in each memory column are disposed inside a single well. The control gate and the floating gate are disposed between two diffusion regions. Each memory cell may be erased and programmed by applying a combination of voltages to the diffusion regions, the control gate, and the well. (end of abstract)



Agent: Macpherson Kwok Chen & Heid LLP - San Jose, CA, US
Inventors: Andy Yu, Ying W. Go
USPTO Applicaton #: 20070297246 - Class: 365185280 (USPTO)

Non-volatile electrically alterable semiconductor memory with control and floating gates and side-wall coupling description/claims


The Patent Description & Claims data below is from USPTO Patent Application 20070297246, Non-volatile electrically alterable semiconductor memory with control and floating gates and side-wall coupling.

Brief Patent Description - Full Patent Description - Patent Application Claims
  monitor keywords

Continue reading about Non-volatile electrically alterable semiconductor memory with control and floating gates and side-wall coupling...
Full patent description for Non-volatile electrically alterable semiconductor memory with control and floating gates and side-wall coupling

Brief Patent Description - Full Patent Description - Patent Application Claims

Click on the above for other options relating to this Non-volatile electrically alterable semiconductor memory with control and floating gates and side-wall coupling patent application.
###
monitor keywords

How KEYWORD MONITOR works... a FREE service from FreshPatents
1. Sign up (takes 30 seconds). 2. Fill in the keywords to be monitored.
3. Each week you receive an email with patent applications related to your keywords.  
Start now! - Receive info on patent apps like Non-volatile electrically alterable semiconductor memory with control and floating gates and side-wall coupling or other areas of interest.
###


Previous Patent Application:
Top dielectric structures in memory devices and methods for expanding a second bit operation window
Next Patent Application:
Method for programming non-volatile memory using variable amplitude programming pulses
Industry Class:
Static information storage and retrieval

###

FreshPatents.com Support
Thank you for viewing the Non-volatile electrically alterable semiconductor memory with control and floating gates and side-wall coupling patent info.
IP-related news and info


Results in 0.0992 seconds


Other interesting Feshpatents.com categories:
Computers:  Graphics I/O Processors Dyn. Storage Static Storage Printers 174
filepatents (1K)

* Protect your Inventions
* US Patent Office filing
patentexpress PATENT INFO