|Miscellaneous active electrical nonlinear devices, circuits, and systems patents - Monitor Patents|
USPTO Class 327 | Browse by Industry: Previous - Next | All
Recent | 13: Nov | Oct | Sep | Aug | Jul | Jun | May | Apr | Mar | Feb | Jan | 12: Dec | Nov | Oct | Sep | Aug | July | June | May | April | Mar | Feb | Jan | 11: Dec | Nov | Oct | Sep | Aug | Jul | Jun | May | Apr | Mar | Feb | Jan | 10: Dec | Nov | Oct | Sep | Aug | Jul | Jun | May | Apr | Mar | Feb | Jan | | 09: Dec | Nov | Oct | Sep | Aug | Jl | Jn | May | Apr | Mar | Fb | Jn | | 2008 | 2007 |
Miscellaneous active electrical nonlinear devices, circuits, and systemsBelow are recently published patent applications awaiting approval from the USPTO. Recent week's RSS XML file available below.
Listing for abstract view: USPTO application #, Title, Abstract excerpt,Patent Agent. Listing format for list view: USPTO National Class full category number, title of the patent application. 11/28/2013 > 25 patent applications in 24 patent subcategories.
20130314127 - Constant voltage circuit: A current source generates a reference current. A first transistor is a depletion-type MOSFET arranged such that one terminal thereof is connected to the current source and its gate is connected to its source. A second transistor is an enhancement-type MOSFET arranged such that one terminal thereof is connected to... Agent: Rohm Co., Ltd.
20130314128 - Cmos transistor linearization method: A circuit for sampling an analog input signal may include a transistor disposed on a substrate and a sampling capacitor coupled to one of the source and the drain of the transistor. The transistor may be disposed on a substrate that is coupled to ground. A source and a drain... Agent: Analog Devices, Inc.
20130314129 - Stimulator and method for processing a stimulation signal: Various embodiments provide a method for processing a stimulation signal. The method may include monitoring an output voltage on an electrode, the electrode being provided with the stimulation signal; determining whether the output voltage is lower than a threshold voltage; if it is determined that the output voltage is lower... Agent:
20130314130 - Frequency synthesizer with zero deterministic jitter: A frequency synthesizer system may generate two intermediate clock signals, each intermediate clock signal having the same nominal frequency (fN), the same cycle pattern with deterministic jitter, and the same corresponding average frequency (fA). However, the cycle pattern in one intermediate clock signal may be a specified number (N) of... Agent:
20130314131 - Devices including phase inverters and phase mixers: Locked loops, delay lines, delay circuits, and methods for delaying signals are disclosed. An example delay circuit includes a delay line including a plurality of delay stages, each delay stage having an input and further having a single inverting delay device, and also includes a two-phase exit tree coupled to... Agent: Micron Technology, Inc.
20130314132 - Driving system for switching element: In a driving system for driving a switching element, a controller controls the switching element. A temperature measuring module measures a temperature of the switching element, and output a first signal representing the measured temperature of the switching element as first information. A state determining module determines whether the switching... Agent:
20130314133 - Method and apparatus for producing triangular waveform with low audio band noise content: A triangular waveform generator includes a square waveform clock circuit and an integrating circuit. The integration circuit receives input from the square waveform clock circuit and generates a triangular waveform output. A feedback circuit is operatively connected to the integrating circuit to reduce the audio band noise content in the... Agent: Rgb Systems, Inc.
20130314134 - Apparatus and method for synchronising signals: Signal synchronisers synchronise input signals with a clock signal. The input of each synchroniser is connected to a first input and the output of each synchroniser is connected to a second input of a respective first gate arrangement. The first gate arrangements provide an output signal only if there is... Agent: Renesas Mobile Corporation
20130314135 - Delay-locked loop: A semiconductor apparatus includes a DLL clock generation unit configured to compare phases of a clock and a feedback clock, determine a delay time of a delay line, delay the clock by the delay time through the delay line, and generate a DLL clock; a delay detection unit configured to... Agent: Sk Hynix Inc.
20130314136 - Output driver robust to data dependent noise: Techniques for controlling a driver to reduce data dependent noise, such as simultaneous switching effects and cross-talk effects. A plurality of drivers may each receive a data segment to transmit and a plurality of data segments that other drivers will transmit. A driver controller may adjust the time at which... Agent: Micron Technology, Inc.
20130314137 - Duty cycle corrector: A duty cycle corrector includes an SR latch, a first switch and a second switch. The SR latch is configured to generate first and second control signals according to first and second clocks. The first switch is coupled between a work voltage and an output node, and selectively closes and... Agent: Global Unichip Corp.
20130314138 - State retention supply voltage distribution using clock network shielding: An integrated circuit including a state retention node, a conductive clock network shielding and multiple state retention devices for maintaining a state of the integrated circuit during the low power state. The state retention node receives a state retention supply voltage which remains at an operative voltage level during a... Agent: Freescale Semiconductor, Inc.
20130314139 - Semiconductor device, and display device and electronic device having the same: An object is to provide a semiconductor device which can suppress characteristic deterioration in each transistor without destabilizing operation. In a non-selection period, a transistor is turned on at regular intervals, so that a power supply potential is supplied to an output terminal of a shift register circuit. A power... Agent: Semiconductor Energy Laboratory Co., Ltd.
20130314140 - Analog delay lines and adaptive biasing: Examples of analog delay lines and analog delay systems, such as DLLs incorporating analog delay lines are described, as are circuits and methods for adaptive biasing. Embodiments of adaptive biasing are described and may generate a bias signal for an analog delay line during start-up. The bias signal may be... Agent: Micron Technology, Inc.
20130314141 - Signal processing circuit: The present disclosure relates to a signal processing circuit. The signal processing circuit includes a signal selection module, an offset module, and an amplifier module. The signal selection module is configured to select one from a plurality of input signals for outputting at least one first output signal. The voltage... Agent: Mediatek Singapore Pte. Ltd.
20130314142 - Phase-combining circuit and timing signal generator circuit for carrying out a high-speed signal transmission: A phase-combining circuit for combining cyclic timing waveforms that have been phase-controlled by control signals based on three or more input signals of different phases, has a weight signal generating circuit and a weighting circuit. The weight signal generating circuit generates weights according to the control signals, and the weighting... Agent: Fujitsu Limited
20130314143 - Adjustable power splitter and corresponding methods & apparatus: An adjustable power splitter includes: a power divider with an input and a first and second divider output; a first adjustable phase shifter and first adjustable attenuator series coupled to the first divider output and providing a first power output; a second adjustable phase shifter and second adjustable attenuator series... Agent: Freescale Semiconductor, Inc.
20130314144 - Detecting method and device for suppressing interference of low-frequency noise: The invention, upon receiving an input signal, sums the absolute values of the difference of each pair of values adjacent to each other within a series of detected signal values to suppress the interference of low-frequency noise. Furthermore, the invention sums the absolute values of the moving averages of the... Agent: Egalax_empia Technology Inc.
20130314145 - Device for switching at least one energy storage means: A device for switching at least one energy storage device includes a parallel circuit of transistors that is connected in series with the energy storage device. Gate terminals of the transistors are connected to one another. At least one of the transistors from the parallel circuit is configured to be... Agent: Robert Bosch Gmbh
20130314146 - Binary control arrangement and method of making and using the same: The present description relates to a semiconductor device including an array of two or more switching elements and a controller electrically connected to the array of switching elements. At least one switching element of the array of switching elements has a different electrical resistance than at least another switching element... Agent: Taiwan Semiconductor Manufacturing Company, Ltd.
20130314147 - Semiconductor processing device and semiconductor processing system: A semiconductor processing device (10) of the present invention includes a processing circuit (1), a digital-analog conversion circuit (2), an output control circuit (3), at least one output port circuit (4), a connection control circuit (5), and an output switch circuit (6). The output port circuit (4) includes an output... Agent:
20130314148 - Capacitive fingerprint sensor: The capacitive fingerprint sensor according to the exemplary embodiments of the present invention includes: a fingerprint sensing electrode Cfp for sensing a human fingerprint; a first transistor T1 in which the amount of currents flowing therethrough changes depending on an output voltage of the fingerprint sensing electrode Cfp; a second... Agent: Silicon Display Technology
20130314149 - Anti-fuse circuit: An anti-fuse circuit includes: a rupture unit including an anti-fuse programmed in response to an input rupture signal during a program mode, and configured to generate an output rupture signal corresponding to a state of the anti-fuse to output the generated output rupture signal to a transmission node, a voltage... Agent: Sk Hynix Inc.
20130314150 - Method for detecting electrical energy produced from a thermoelectric material contained in an integrated circuit: An integrated circuit includes active circuitry disposed at a surface of a semiconductor body and an interconnect region disposed above the semiconductor body. A thermoelectric material is disposed in an upper portion of the interconnect region away from the semiconductor body. The thermoelectric material is configured to deliver electrical energy... Agent: Stmicroelectronics (rousset) Sas
20130314151 - Charge pump circuit and methods of operations thereof: A charge pump circuit, and associated method and apparatuses, for providing a split-rail voltage supply, the circuit having a network of switches that is operable in a number of different states and a controller for operating the switches in a sequence of said states so as to generate positive and... Agent: Wolfson Microelectronics PLC11/21/2013 > 29 patent applications in 23 patent subcategories.
20130307586 - Zero-crossing detector for industrial control with low heat dissipation: An I/O circuit for use with an industrial controller provides a zero-crossing detector circuit with low power dissipation through the use of a zero-crossing circuit that activates a light emitting diode of a photo coupler only for a very brief period of time at the zero-crossing (as opposed to at... Agent:
20130307587 - Sample and hold circuit and method for controlling the same: A sample and hold circuit comprises an input stage amplifier circuit for amplifying an input signal and a hold circuit for holding an output signal of the input stage amplifier circuit, with a sampling clock signal as a trigger, is further provided with a bias current switching circuit for switching... Agent: Nec Corporation
20130307588 - Pll bandwidth correction with offset compensation: A method and system for compensating for offsets when measuring parameters of a phase-locked loop (PLL). In one embodiment, a proportional path in the PLL is temporarily shut off, a measurement is made of a real time-to-zero crossing in the PLL to measure a defined parameter of the PLL, the... Agent: International Business Machines Corporation
20130307589 - Driver circuit for driving semiconductor switches: A driver circuit can be used to drive a semiconductor switch to an on-state or an off-state in accordance with a control signal. The operating voltage range of the control signal is represented by a reference voltage. And input stage receives the control signal and the reference voltage and generates... Agent: Infineon Technologies Austria Ag
20130307590 - Output driver circuit: An output driver circuit includes a driving control signal generation block configured to compare a power supply voltage and a reference voltage and generate first and second driving control signals and first and second inverted driving control signals; a preliminary driving block configured to drive a pull-up driving signal and... Agent: Sk Hynix Inc.
20130307591 - Depletion-mode circuit: This document discloses, among other things, a switch circuit that includes a depletion-mode field-effect transistor (DMFET) having an ON-state and an OFF-state, wherein the DMFET is configured to couple a first node to a second node in the ON-state, and wherein the DMFET is configured to isolate the first node... Agent: Fairchild Semiconductor Corporation
20130307593 - Drive unit for switching element: In a drive unit for a switching element, a drive circuit changes the switching element between an on-state and an off-state, by controlling a potential difference between a reference terminal, which is one of a pair of ends of a current path of the switching element, and an opening-closing control... Agent:
20130307592 - Internal voltage generation circuits: Internal voltage generation circuits are provided. The internal voltage generation circuit includes a driving signal generator comparing first and second internal voltage signals with lower and upper limit reference voltage signals to generate a pull-up driving signal and a pull-down driving signal, a driver generating a first voltage and a... Agent: Sk Hynix Inc.
20130307594 - Sawtooth wave generation circuit: The sawtooth wave generation circuit includes: a switch circuit configured to switch a connection state thereof between a first connection state, in which a current from a current source is flowed from a first terminal of the output capacitor to a second terminal of the output capacitor, and a second... Agent: Panasonic Corporation
20130307595 - Latch circuit and flip-flop circuit including the same: A latch circuit may include a first inverting unit configured to drive a second node in response to a level of a first node, a second inverting unit configured to drive the first node in response to a level of the second node, an initialization unit configured to drive the... Agent: Sk Hynix Inc.
20130307596 - Pll dual edge lock detector: A lock signal indicating that a target signal is in phase with a reference signal includes detecting the reference signal at the rising and falling edges of the target signal. The target signal is detected on the rising and falling edges of the reference signal. An out of phase condition... Agent: Marvell World Trade Ltd.
20130307597 - Semiconductor device and information processing apparatus: A semiconductor device includes a delay part configured to assign a delay to an input signal, a phase detector configured to detect a phase of an output signal output from the delay part, a setting part configured to set a stable operations range of the phase of the output signal... Agent: Fujitsu Limited
20130307599 - Input buffer: An input buffer includes a select signal generation unit configured to detect a phase of a clock at generation times of first and second delayed signals according to a test signal, and generate first and second select signals according to a phase combination of the detected phase of the clock;... Agent: Sk Hynix Inc.
20130307600 - Signal processing apparatus: A delay element 3 delays an output signal Dt from an arithmetic circuit 1 and outputs a delayed signal Dd. An XOR element 4 compares the output signal Dt with the delayed signal Dd, and outputs an XORout signal with the signal value “0” when the signals match each other,... Agent: Mitsubishi Electric Corporation
20130307598 - Synchronous state machine with an aperiodic clock: An apparatus is provided. The apparatus includes an analog timing controller and a digital state machine. An input circuit in the digital state machine is configured to receive a plurality of analog input signals, and an analog event circuit is coupled to the analog timing circuit, the glitch filter, and... Agent: Texas Instruments Incorporated
20130307601 - Common mode trimming with variable duty cycle: A resistive divider circuit may be operatively coupled with a modulated resistor circuit, wherein the resistive divider circuit and the modulated resistor circuit for an effective resistor circuit providing an effective attenuation. A variable duty cycle signal modulates the modulated resistor circuit to control the effective attenuation.... Agent:
20130307602 - Dynamic clock phase control architecture for frequency synthesis: Embodiments of a device and circuit implementing a digitally controlled oscillator with reduced analog components. In an example, the digitally controlled oscillator can include a phase accumulator controlled by a stall circuit to selective stall the phase accumulator. In some examples, the digitally controlled oscillator can include a phase select... Agent:
20130307603 - Circut and method for generating periodic control signals, and microscope and method for controlling a microscope: A circuit is configured to generate periodic control signals including at least two mutually phase-shifted control signals. The circuit includes a plurality of generator circuits, where a separate generator circuit is provided for each control signal output by the circuit. Each generator circuit includes a phase value memory configured to... Agent:
20130307604 - Pulse output circuit, shift register, and display device: An object is to suppress change of a threshold voltage of a transistor in a shift register and to prevent the transistor from malfunctioning during a non-selection period. A pulse output circuit provided in the shift register regularly supplies a potential to a gate electrode of a transistor which is... Agent: Semiconductor Energy Laboratory Co., Ltd.
20130307605 - Hybrid dual mode frequency synthesizer circuit: A dual mode frequency synthesizer circuit including: a DDS or PLL (204) for receiving an input clock (202) and generating an output clock (206), in a high resolution mode; and an RF switch (210) having its output (208) coupled to the output of the DDS or PLL, a first input... Agent: Raytheon Company
20130307606 - Super high voltage device and method for operating a super high voltage device: A super high voltage device includes a first gate, a second gate, a drain, a first source, a second source, and a third source. The first gate is used for receiving a first control signal generated from a pulse width modulation controller. The second gate is used for receiving a... Agent: Leadtrend Technology Corp.
20130307607 - Simultaneous switching noise cancellation by adjusting reference voltage and sampling clock phase: A data signal is transmitted from a first circuit to a second circuit, with noise and/or jitter added to the data signal by supply noise in the power distribution network in the first circuit and/or a second circuit being effectively canceled out by adjustment of the reference voltage and/or the... Agent: Rambus Inc.
20130307608 - Reference voltage supply circuit: A reference voltage generator includes a first transistor and a second transistor coupled in series between a current supply and ground. Gate insulating films of the first transistor and the second transistor are made of the same type of film with the same thickness. Impurities contained in gate electrodes of... Agent: Panasonic Corporation
20130307609 - Hall effect device: Embodiments of the present invention provide a Hall effect device that includes a Hall effect region of a first semiconductive type, at least three contacts and a lateral conductive structure. The Hall effect region is formed in or on top of a substrate, wherein the substrate includes an isolation arrangement... Agent: Infineon Technologies Ag
20130307610 - Proximity switch assembly having dynamic tuned threshold: A method of activating a proximity switch is provided. The method of activating the proximity switch includes the step of sensing a signal associated with a proximity sensor and sensing a dynamic parameter. The method also includes the step of tuning a threshold value based on the sensed dynamic parameter.... Agent: Ford Global Technologies, LLC
20130307611 - Multi-chip package and operating method thereof: A multi-chip package includes first and second semiconductor chips each configured to perform first and second operations having different current consumptions. The first and second semiconductor chips perform the first operation in response to an enable control signal transmitted from one of the first and second semiconductor chips to the... Agent:
20130307612 - Voltage doubler and oscillating control signal generator thereof: A voltage doubler and an oscillating control signal generator controlling a charge pump (powered by a first voltage to provide a second voltage) of the voltage doubler are disclosed. The oscillating control signal generator includes a first input terminal receiving a fundamental oscillation signal, a second input terminal receiving a... Agent: Nanya Technology Corporation
20130307613 - Method and apparatus of cancelling inductor coupling: This invention compensates for the unintentional magnetic coupling between a first and second inductor of two different closely spaced inductors separated by a conversion circuit. A cancellation circuit formed from transistors senses the magnetic coupling in the first inductor and feeds a current opposite to the induced magnetic coupling captured... Agent: Tensorcom, Inc.
20130307614 - Method and apparatus for improving the performance of a dac switch array: One of the critical design parameters occurs when a digital signal is converted into an analog signal. As the supply voltage drops to less than 2 times of threshold voltage to reduce leakage and save power, generating a relative large swing with a resistor-ladder DAC becomes more difficult. For a... Agent: Tensorcom, Inc.11/14/2013 > 40 patent applications in 27 patent subcategories.
20130300458 - Clock signal synchronization circuit: A circuit for detecting a time skew, including: at least two comparators; a first set of paths respectively connecting a first source of a first signal to said comparators; and a second set of paths respectively connecting a second source of a second signal to said comparators, each comparator detecting... Agent: Stmicroelectronics Sa
20130300459 - Key press detecting circuit and method for detecting the status of multiple keys through a single pin: A key press detecting circuit and method detect the status of multiple keys through a single pin. In an embodiment, a constant current is provided to apply to a key module through a single pin, to generate a voltage at the single pin that is related to the equivalent resistance... Agent: Pixart Imaging Inc.
20130300460 - Method and system for signal synthesis: The invention describes methods and systems for digital synthesis of electric signals. According to the invention, one or more bit-patterns are provided, each indicative of a rectangular waveform having a characteristic frequency. Further to determining a selected signal frequency to be synthesized, a selected bit-pattern associated therewith is obtained. Bits... Agent: Savant Technologies Ltd
20130300461 - Power switch driving circuits and switching mode power supply circuits thereof: In one embodiment, a power switch driving circuit can include: (i) a first circuit configured receiving a control signal, and controlling a first transistor gate, where a first transistor source is coupled to a power supply, and a first transistor drain is coupled to a driving signal configured to control... Agent: Silergy Semiconductor Technology (hangzhou) Ltd
20130300462 - Semiconductor device and electronic device: To reduce power consumption, a semiconductor device includes a power source circuit for generating a power source potential, and a power supply control switch for controlling supply of the power source potential from the power source circuit to a back gate of a transistor, and the power supply control switch... Agent: Semiconductor Energy Laboratory Co., Ltd.
20130300463 - Method and apparatus for monitoring timing of critical paths: An apparatus for monitoring timing of a plurality of critical paths of a functional circuit includes a plurality of canary circuits, each configured to be coupled to a critical path of a functional circuit for detecting and outputting critical timing events. Each canary circuit includes an adjustable delay element and... Agent: Stichting Imec Nederland
20130300464 - Method of controlling a switched mode power supply and controller therefor: A controller for an SMPS is disclosed. The controller applies a frequency jitter to the SMPS to reduce Electromagnetic Interference (EMI) and/or audible noise. A second input variable is multiplied by a correlated jitter signal, in order to compensate the output power for the frequency jitter. A corresponding method is... Agent: Nxp B. V.
20130300465 - Systems and methods of signal synchronization for driving light emitting diodes: System and method for signal synchronization. The system includes a first selection component, a first signal generator, a second signal generator and a first gate drive component. The first selection component is configured to receive a first mode signal and generate a first selection signal based on at least information... Agent:
20130300466 - System and method for synchronizing a local clock with a remote clock: A system for synchronizing a first clock and a second clock includes a receiver associated with the first clock, configured to receive a remote pulse from the second clock. The remote pulse has a pulse repetition frequency and spectral characteristics that are known to the local clock. The system also... Agent:
20130300467 - Higher-order phase noise modulator to reduce spurs and quantization noise: A frequency synthesizer capable of generating a clock signal having reduced digital spurs and reduced jitter is described. An apparatus includes a frequency modulator configured to generate a divide control signal and a digital quantization error signal in response to a divide ratio. The apparatus includes a phase modulator configured... Agent:
20130300468 - Semiconductor device and method for driving the same: A semiconductor device including an integrator circuit, in which electric discharge from a capacitor can be reduced to shorten time required for charging the capacitor in the case where supply of power supply voltage is stopped and restarted, and a method for driving the semiconductor device are provided. One embodiment... Agent: Semiconductor Energy Laboratory Co., Ltd.
20130300469 - Input jitter filter for a phase-locked loop (pll): An input jitter filter for a phase-locked loop and methods of use are provided. The method includes generating a masking zone around falling edges of a feedback signal. The method also includes determining that one or more outputs of a phase detector fall within the masking zone. The method further... Agent: International Business Machines Corporation
20130300470 - Low jitter clock generator for multiple lanes high speed data transmitter: The present disclosure provides a clock generator circuit comprising a master clock generator unit configured to generate a master clock signal, and a plurality of slave phase locked loop units. Each of the plurality of slave phase looked loop units is configured to receive the master clock signal as an... Agent:
20130300471 - Phase-locked loop circuit: A phase-locked loop (PLL) circuit is provided. The PLL circuit includes a phase frequency detector (PFD), a first charge pump (CP), a second CP, a first loop component set, a second loop component set, a voltage control oscillator (VCO) and a frequency divider. The first CP and the second CP... Agent: Realtek Semiconductor Corporation
20130300474 - Delay-locked loop and method for a delay-locked loop generating an application clock: A delay-locked loop includes a first delay unit, a second delay unit, a third delay unit, a phase detector, and a controller. The first delay unit generates a first delay clock according to a clock and a first delay time. The second delay unit generates a second delay clock according... Agent: Etron Technology, Inc.
20130300475 - Low power, jitter and latency clocking with common reference clock signals for on-package input/output interfaces: Low power, jitter and latency clocking with common reference clock signals for on-package input/output interfaces. A filter phase locked loop circuit in a master device on a first die provides a clock signal having a frequency of 2F. A local phase locked loop circuit in the master device on the... Agent:
20130300472 - Method for synchronizing sampling to sinusoidal inputs: A method for synchronizing input sampling to desired phase angles of sinusoidal signals including determining a delay time period for converging a next sample point to a next desired phase angle based on a phase error value.... Agent:
20130300473 - Phase-locked loop (pll) fail-over circuit technique and method to mitigate effects of single-event transients: A PLL fail-over circuit technique and method to mitigate the effects of single-event transients comprises providing a pair of substantially identical phase-locked loops and producing a respective delayed clock signal from each. The outputs of the phase-locked loops are monitored for errors comprising high frequency transients or differences in clock... Agent: Aeroflex Colorado Springs Inc.
20130300476 - Low noise and low power voltage controlled oscillators: LC tank and ring-based VCOs are disclosed that each include a differential pair of transistors for steering a tail current generated by a current source responsive to a bias voltage. A biasing circuit generates the bias voltage such that a transconductance for the transistors in the differential pairs is inversely... Agent: Tagarray, Inc.
20130300477 - Semiconductor device: A semiconductor device includes a controlled oscillator and a control unit. The controlled oscillator includes a resonance circuit, an amplification unit, and a current adjustment unit. The resonance circuit includes one or a plurality of inductors and a first capacitive unit having a variable capacitance value. The amplification unit is... Agent: Renesas Electronics Corporation
20130300478 - Method and associated apparatus for clock-data edge alignment: An edge alignment apparatus includes: a signal source, for generating a first and a second square wave signals; a phase delay circuit, for receiving the first and the second square wave signals to generate a delayed first and a delayed second square wave signals; a data circuit, for generating a... Agent: Mstar Semiconductor, Inc.
20130300479 - Method and device for generating short pulses: There is described a method and corresponding pulse generating device, for generating an output pulse signal having an output pulse duration. The method comprises: receiving at an input port an input pulse signal comprising an input pulse duration; duplicating the input pulse signal into a first digital pulse signal and... Agent:
20130300480 - Data output circuit and data output method thereof: A data output circuit and a data output method thereof are provided. The data output circuit includes a delay locked loop, a duty ratio correction block, and an output unit. The delay locked loop corrects a duty ratio of a first internal clock. The delay locked loop includes a correction... Agent:
20130300481 - Edge selection techniques for correcting clock duty cycle: Circuits and methods are provided for generating clock signals and correcting duty cycle distortion in clock signals. A circuit for generating a clock signal includes a multiplexer circuit and an edge-triggered flip-flop circuit. The multiplexer circuit selectively outputs one of a plurality of input clock signals. The edge-triggered flip-flop detects... Agent: International Business Machines Corporation
20130300482 - Partial response receiver and related method: A multi-phase partial response equalizer circuit includes sampler circuits that sample an input signal to generate sampled signals in response to sampling clock signals having different phases. A first multiplexer circuit selects one of the sampled signals as a first sampled bit to represent the input signal. A first storage... Agent:
20130300483 - Methods and devices relating to time-variable signal processing: Time-Mode Signal Processing (TMSP) offers a means for offsetting some of the challenges for analog circuit designs when exploiting CMOS circuit processes designed for digital applications. It would therefore be beneficial to provide a digital method for the storage, addition and subtraction of Time-Mode variables as these offer significant benefit... Agent: The Royal Institution For The Advancement Of Learning / Mcgill University
20130300484 - Offset-compensated active load and method: In accordance with an embodiment, an offset-compensated active load includes a pair of transistors having control electrodes connected to their drain electrodes through coupling devices. The control electrodes of the transistors are connected to each other through a plurality of charge storage elements. In accordance with another embodiment, an offset... Agent:
20130300485 - Apparatus and method for high voltage switches: Apparatus and method for coupling high voltages for a semiconductor device via high voltage switches are disclosed. A high voltage switch includes a switch and a level shifter. The switch is defined between a voltage source and a voltage output. An enable line is coupled to a first transistor of... Agent: Sandisk Technologies Inc.
20130300486 - Reduced delay level shifter: A circuit comprising a first input transistor having a drain, a source and a gate. A first diode connected transistor having a drain, a source and a gate, wherein the gate of the first diode connected transistor is coupled to the drain of the first diode connected transistor, and the... Agent: Conexant Systems, Inc.
20130300487 - Semiconductor switch: A semiconductor switch comprises a PNPN structure arranged to provide an SCR-like functionality, and a MOS gate structure, preferably integrated on a common substrate. The switch includes ohmic contacts for the MOS gate, and for the cathode and gate regions of the PNPN structure; the anode contact is intrinsic. A... Agent:
20130300488 - Passive offset and overshoot cancellation for sampled-data circuits: A zero-crossing detector with effective offset cancellation includes a set of series connected capacitors and an amplifier having an input terminal. An offset capacitor is operatively connected between the amplifier and the set of series connected capacitors. A switch is operatively connected to the input terminal, and an offset sampling... Agent:
20130300489 - Adaptable mixer and local oscillator devices and methods: An adaptable mixer device is operable in a first mode and a second mode and includes a first set of mixer units operable in the first mode and a second set of mixer units operable in the second mode. The second set of mixer units includes at least one mixer... Agent: Qualcomm Incorporated
20130300490 - Return-type current-reuse mixer: A return-type current-reuse mixer having a transconductance/amplification stage, a mixing stage, and a high-pass and a low-pass filter network. The transconductance/amplification stage has a current-reuse CMOS topology wherein an input frequency signal is converted into a frequency current, low-frequency components are removed from the frequency current by the high-pass filter... Agent: Southeast University
20130300491 - Subsea power switching device and methods of operating the same: It is described a switching device comprising a semiconductor switching unit; a contactor electrically coupled in series with the semiconductor switching unit; and a controller being configured for activating an electrically isolating state of the switching device and/or activating an electrically conducting state of the switching device based on a... Agent:
20130300493 - Analog switching circuit, associated control circuit and method: The present invention discloses an analog switching circuit having a first terminal receiving an input signal, a second terminal providing an output signal and a control terminal receiving a switching control signal. The analog switching circuit has a first logic circuit providing a first control signal and a second control... Agent: Monolithic Power Systems, Inc.
20130300492 - Switching power capable of avoiding coupling effects: A switching power capable of avoiding coupling effects is provided. The switching power comprises a driving loop. The driving loop comprises the substrate end and the gate end of a power Metal-Oxide-Semiconductor Field-Effect Transistor (MOSFET) and a controlling gate, and the controlling gate is connected to the gate end of... Agent: Nvidia Corporation
20130300494 - Output circuit: An output circuit includes a current source and a first MOS transistor coupled in series between a power supply terminal and an output terminal. The first MOS transistor includes a backgate coupled to a drain of the second MOS transistor. The second MOS transistor includes a source coupled to a... Agent:
20130300495 - Charge pump circuit and method for generating a supply voltage: A charge pump circuit (11) comprises a first stage (31) and at least a second stage (32), each having a capacitor (130, 230) and a current source (100, 200). The charge pump circuit (11) is configured such that, in a first phase (A) of operation, the capacitor (130) of the... Agent:
20130300496 - Internal voltage generating circuit: An internal voltage generating circuit may include a first pull up resistor activated by a first range signal and connected between a pull up voltage terminal and a pull up common node; a second pull up resistor activated by a second range signal and connected between the pull up voltage... Agent: Sk Hynix Inc.
20130300497 - Reconfigurable integrated circuit: A reconfigurable integrated circuit (IC) has IC interface terminals including circuit input terminals and circuit output terminals. A bypass controller and bypass circuitry are coupled to each other, and to at least one of the circuit input terminals and at least one of the circuit output terminals. A processing circuit... Agent: Freescale Semiconductor, Inc11/07/2013 > 26 patent applications in 20 patent subcategories.
20130293267 - Control device for a resonant apparatus: A control device of a switching circuit of a resonant apparatus is described. The switching circuit comprises at least one half-bridge having a high-side transistor and a low-side transistor connected between an input voltage and a reference voltage; the resonant apparatus comprises a resonant load. The control device is configured... Agent: Stmicroelectronics S.r.l.
20130293268 - System and method for driving a switch: In accordance with an embodiment, a circuit for driving a switch includes a driver circuit. The driver circuit includes a first output configured to be coupled to a gate of the JFET, a second output configured to be coupled to a gate of the MOSFET, a first power supply node,... Agent:
20130293269 - Method and apparatus for controlling chip performance: Embodiments of the present invention disclose a method and an apparatus for controlling chip performance, and relate to the field of communications technologies, which solves a problem in the prior art that a chip is reset or performance is greatly decreased as long as a temperature of the chip is... Agent:
20130293270 - Switch controller, switch control method, and power supply device comprising the switch controller: A switch controller controls switching operation of a power switch and receives a sense voltage of a sense resistor to which a drain current flowing in the power switch flows. The switch controller generates a sum signal using the sense voltage and a ramp signal having a cycle that is... Agent:
20130293272 - High speed rf divider: High-speed RF differential, Quadrature, divide-by-2 clock divider designs are based on inverters and clocking circuits connected in a serial ring formation. In one embodiment, only NMOS transistors are used in the inverters, and only PMOS transistors are used in the clocking circuits. This structure uses only 12 transistors. The input... Agent:
20130293271 - Semiconductor apparatus: A semiconductor apparatus includes a clock frequency change block configured to output a plurality of internal clocks with different frequencies by dividing a frequency of an external clock in response to a mode register set signal and a setting command to enable the plurality of internal clocks to be outputted,... Agent: Sk Hynix Inc.
20130293273 - Detection of fast supply ramp in reset circuit: A method for generating a reset signal in a system on a chip (SoC) is disclosed. A sense signal is generated responsive to a supply voltage provided to the SoC. A reset signal is asserted while the sense signal is below a threshold voltage level. The sense signal may be... Agent:
20130293274 - Bit generation apparatus and bit generation method: A bit generation apparatus includes a glitch generation circuit that generates glitch signals which include a plurality of pulses, and T-FF bit generation circuits which input the glitch signals, and based on either rising edges or falling edges of the plurality of pulses included in the glitch signals, generate a... Agent: Mitsubishi Electric Corporation
20130293275 - Programmable delay unit: A tunable delay unit and methods of tuning are provided, comprising a plurality of first delay elements and a plurality of first delay element taps between the first delay elements, wherein the first delay element taps are inputs to a first multiplexer and wherein the output of the first multiplexer... Agent: Novelda As
20130293276 - Avs master slave: Aspects of the disclosure provide an integrated circuit (IC). The IC includes an input interface and a controller. The input interface is configured to receive an input signal providing information for controlling a supply voltage based on a performance characteristic of another IC. The controller is configured to generate an... Agent:
20130293277 - Sensor connection circuit: A circuit for converting the state of a sensor into a signal interpretable by an electronic circuit, including: a comparator of the voltage level of an input terminal with respect to a reference level, the sensor being intended to be connected between a terminal of application of a first power... Agent:
20130293278 - Low power dual voltage mode receiver: A dual-voltage receiver, comprising a voltage detector. A high voltage Schmitt trigger coupled to the voltage detector. A low voltage Schmitt trigger coupled to the voltage detector. A combined level shifter coupled to the high voltage Schmitt trigger and the low voltage Schmitt trigger, wherein the high voltage Schmitt trigger... Agent: Conexant Systems, Inc.
20130293279 - Semiconductor device: According to one embodiment, a semiconductor device includes an interface, a power supply, a driver, and a switch section. The interface includes a first MOSFET and converts a terminal switch signal of input serial data into parallel data. The first MOSFET is provided on the SOI substrate and has a... Agent:
20130293280 - Method and apparatus for use in improving linearity of mosfets using an accumulated charge sink: A method and apparatus for use in improving the linearity characteristics of MOSFET devices using an accumulated charge sink (ACS) are disclosed. The method and apparatus are adapted to remove, reduce, or otherwise control accumulated charge in SOI MOSFETs, thereby yielding improvements in FET performance characteristics. In one exemplary embodiment,... Agent:
20130293281 - Circuit arrangement and method for operating a circuit arrangement: According to one aspect of this disclosure, a circuit arrangement is provided, the circuit arrangement including an electronic component coupled to at least one common power supply node and configured to provide a first signal having a variation in time that is based on power supply via the at least... Agent: Intel Mobile Communications Gmbh
20130293282 - Charge-saving power-gate apparatus and method: A power-gate circuit includes a power-gate transistor operable to switch to decouple a first supply voltage from a second supply voltage during an idle mode, and to couple the first supply voltage to the second supply voltage during a full operational mode. Part of the charge stored at a gate... Agent:
20130293283 - Radio frequency switch comprising heterojunction biopolar transistors: A radio-frequency (RF) switch comprises first and second heterojunction bipolar transistors (HBTs) that control transmission of an RF input signal between an input terminal and an output terminal. In some embodiments, the RF input signal is transmitted from the input terminal to the output terminal where the first and second... Agent: Avago Technologies WirelessIP(singapore) Pte. Ltd.
20130293284 - Digitally programmable high voltage charge pump: A method of operating a programmable charge pump includes configuring each of a plurality of cascaded charge pump stages to be in a first set of charge pump stages or in a second set of charge pump stages based on an indicator of a target output voltage level. The first... Agent:
20130293285 - Booster circuit, semiconductor device and electronic apparatus: A conventional circuit requires a booster circuit for generating a voltage higher than an external power supply voltage, thus low power consumption is difficult to be achieved. In addition, a display device incorporating the aforementioned conventional switching element for booster circuit has problems in that the current load is increased... Agent: Semiconductor Energy Laboratory Co., Ltd.
20130293288 - Chip control method and device: A chip control method, The method includes: acquiring a required frequency of the chip; detecting a current temperature of the chip, and determining a temperature range [Tm, Tm+1] to which the current temperature belongs, where T indicates a temperature, and m is a natural number; determining, through comparison according to... Agent:
20130293287 - System and method for operating an electric power converter: A regulating system for an insulated gate bipolar transistor (IGBT) includes a clamping circuit coupled to the IGBT. The IGBT is coupled to a gate driver circuit. The regulating system also includes a feedback channel coupled to the clamping circuit. The feedback channel is configured to transmit signals representative of... Agent:
20130293286 - Tunable reference circuit: A circuit includes a first reference pair that includes a first path and a second path. The first path includes a first magnetic tunnel junction (MTJ) element, and the second path includes a second MTJ element. The circuit further includes a second reference pair that includes a third path and... Agent: Qualcomm Incorporated
20130293289 - Electronic device and method providing a voltage reference: An electronic device includes a bandgap reference voltage generation stage. The bandgap reference voltage generation stage comprises a device with a PN-junction, a current source feeding a first current during a first period of time and a second higher current during a second period of time through the PN-junction. The... Agent: Texas Instruments Incorporated
20130293290 - Supply voltage control based at least in part on power state of integrated circuit: Disclosed is a switching voltage regulator circuitry controlled to supply a voltage to at least a portion of an integrated circuit (IC). Information corresponding to a current load for a different power state of at least a portion of the IC is received. The switching voltage regulator circuitry is controlled... Agent:
20130293291 - Quality factor tuning for lc circuits: Apparatus and methods are also disclosed related to tuning a quality factor of an LC circuit. In some implementations, the LC circuit can be embodied in a low-noise amplifier (LNA). A quality factor adjustment circuit can increase and/or decrease conductance across the LC circuit. This can stabilize a parasitic resistance... Agent: Analog Devices, Inc.
20130293292 - Interlayer communications for 3d integrated circuit stack: Some embodiments provide capacitive AC coupling inter-layer communications for 3D stacked modules.... Agent:Previous industry: Electronic digital logic circuitry
Next industry: Demodulators
RSS FEED for 20131128:
Integrate FreshPatents.com into your RSS reader/aggregator or website to track weekly updates.
For more info, read this article.
Thank you for viewing Miscellaneous active electrical nonlinear devices, circuits, and systems patents on the FreshPatents.com website. These are patent applications which have been filed in the United States. There are a variety ways to browse Miscellaneous active electrical nonlinear devices, circuits, and systems patent applications on our website including browsing by date, agent, inventor, and industry. If you are interested in receiving occasional emails regarding Miscellaneous active electrical nonlinear devices, circuits, and systems patents we recommend signing up for free keyword monitoring by email.
FreshPatents.com Support - Terms & Conditions
Results in 0.55863 seconds