| Miscellaneous active electrical nonlinear devices, circuits, and systems patents - Monitor Patents |
|
|
|
USPTO Class 327 | Browse by Industry: Previous - Next | All 10/2009 | Recent | 09: Oct | Sept | Aug | Jul | Jun | May | Apr | Mar | Feb | Jan | | 08: Dec | Nov | Oct | Sp | Aug | Jul | Jun | May | Apr | Mar | Feb | Jan | | 07: Dec | Nov | Oct | Sep | Aug | Jul | Jun | May | Apr | Mar | Feb | Jan | | 06: Dec | Nov | Oct | Sep | Aug | Jul | Jun | May | Apr | Miscellaneous active electrical nonlinear devices, circuits, and systems inventions 10/09Recently published patent applications awaiting approval from the USPTO. Recent week's RSS XML file available below.Listing format for abstract view: USPTO application #, Title, Abstract excerpt,Patent Agent. Listing format for list view: USPTO National Class full category number, title of the patent application. 10/01/2009 > patent applications in patent subcategories. 20090243659 - Method and device for detecting the absence of a periodic signal: A method and device may determine the absence of a periodic signal or the absence of an edge of the periodic signal. The periodic signal may be a transmitted clock signal in a forwarded clock architecture. The periodic signal may be delayed by a fixed phase difference to produce a... Agent: Intel/bstz Blakely Sokoloff Taylor & Zafman LLP 20090243660 - Mutual charge cancelling sample-reset loop filter for phase locked loops: In general, in one aspect, an apparatus includes a phase frequency detector, a charge pump, a voltage controlled oscillator, an integral capacitor to maintain an integral charge and provide an integral voltage, and a mutual-charge canceling sample reset (MCSR) capacitor to maintain a proportional charge and provide a proportional voltage... Agent: RyderIPLaw C/o Cpa Global 20090243661 - System and method to detect order and linearity of signals: A method comprises applying a first delay to a first signal that is ahead of a second signal in a series of signals and determining a first number of delay units that provides the first delay to change an order between the delayed first signal and the second signal that... Agent: Intel/bstz Blakely Sokoloff Taylor & Zafman LLP 20090243662 - Mos integrated circuit and electronic equipment including the same: A MOS integrated circuit includes: a voltage-to-current conversion circuit configured to convert first and second voltages to a first current having a current value corresponding to the first voltage and a second current having a current value corresponding to the second voltage; and a current comparison circuit configured to compare... Agent: Mcdermott Will & Emery LLP 20090243663 - Analog comparator comprising a digital offset compensation: A digital compensation of an input stage of a comparator may be achieved by providing switched load elements, which may be appropriately connected to the differential input pair of the comparator in order to match transistor characteristics of the input pair and also match the load value of the input... Agent: Williams, Morgan & Amerson 20090243664 - Data transfer method, data transfer circuit, output circuit, input circuit, semiconductor device, and electronic apparatus: A data transfer circuit comprises a voltage/current converter circuit for converting a first binary voltage data of n bits (n is an integer equal to or larger than two) to multi-value current data of 2n values which is output to a single data transfer line. A current comparator circuit converts... Agent: Drinker Biddle & Reath (dc) 20090243666 - A driving circuit to drive an output stage: A driving circuit to drive an output stage comprising a high side NMOS and a low side NMOS is provided. The driving circuit comprises: a diode comprising an anode and a cathode, wherein the anode is electrically connected to a first voltage source and the sources of a first and... Agent: Hayes Soloway P.C. 20090243665 - Cascode driver with gate oxide protection: An apparatus including a bias voltage generator and one or more cascode drivers. Each of the one or more cascode drivers may include a plurality of cascode transistors. The bias voltage generator may control the cascode bias voltages provided to the cascode transistors based on a plurality of programmable control... Agent: Meyertons, Hood, Kivlin, Kowert & Goetzel (amd) 20090243667 - Output driving device: An output driving device capable of improving a slew rate is provided. The output driving device includes a push-pull type driving unit configured with a pull-up PMOS transistor and a pull-down NMOS transistor, wherein body biases of the pull-up PMOS transistor and the pull-down NMOS transistor are controlled for control... Agent: Mannava & Kang, P.C. 20090243668 - Frequency divider speed booster: Embodiments of the present invention synthesize a core frequency divider by adding a switching feedback shell and using multiple clock edges to trigger the frequency divider. Feedback logic is used to determine which edge will be used. Embodiments allow multiple recursive use, which boosts the overall speed resulting frequency divider... Agent: Blakely Sokoloff Taylor & Zafman LLP 20090243669 - Power-on reset circuit: A power-on reset circuit includes a voltage-dividing circuit, a first switch and a second switch. The voltage-dividing circuit includes a first resistor and a second resistor connected in series. A first terminal of the voltage-dividing circuit is configured for connect to a power source, a second terminal of the voltage-dividing... Agent: PCe Industry, Inc. Att. Steven Reiss 20090243676 - Design structure for fractional-n phased-lock-loop (pll) system: In one general embodiment, a hardware description language (HDL) design structure is encoded on a machine-readable data storage medium, said HDL design structure comprising elements that when processed in a computer-aided design system generates a machine-executable representation of a fractional-N phased-lock-loop (PLL) structure. The fractional-N PLL structure comprises a first... Agent: Zilka-kotab, PC- Ibms 20090243671 - Disturbance suppression capable charge pump: One embodiment described is charge pump arrangement that includes a regulator to regulate signals associated with two output nodes. A switching mechanism may be coupled to the regulator. The switching mechanism is to interrupt the regulator.... Agent: Spryip, LLC Ifx 20090243674 - Fractional-n phased-lock-loop (pll) system: In one general embodiment, a fractional-N phased-lock-loop (PLL) structure comprises a first circuit located on an integrated circuit, where the first circuit includes a voltage controlled oscillator for generating a periodic output signal, a phase detector for controlling the voltage controlled oscillator, a charge pump for modifying an input to... Agent: Zilka-kotab, PC- Ibms 20090243672 - Multi-pole delay element delay locked loop (dll): In general, in one aspect, the disclosure describes a delay line including a cascade of delay stages where each stage delays the phase a defined amount. Each delay stage includes an active voltage control delay element and one or more passive delay elements (e.g., resistive-capacitive (RC) networks). The aggregate amplitude... Agent: RyderIPLaw C/o Cpa Global 20090243675 - Optimization method for fractional-n phased-lock-loop (pll) system: In one general embodiment, a method is provided. In operation, a first phase noise in a first circuit located on an integrated circuit is determined. Additionally, a second phase noise in a second circuit coupled to the first circuit but which is not located in the integrated circuit is determined,... Agent: Zilka-kotab, PC- Ibms 20090243673 - Phase locked loop system and phase-locking method for phase locked loop: A PLL (phase locked loop) system includes a PLL and a lock detector. The PLL is for outputting a phase-locking clock signal. The lock detector is coupled to the PLL for detecting whether or not the frequency of the phase-locking clock signal falls within a predetermined frequency range and detecting... Agent: Jianq Chyun Intellectual Property Office 20090243670 - Self-regulated charge pump with loop filter: One embodiment described is a charge pump arrangement that includes at least one input node and two output nodes. A regulator is included to regulate at least one of the two output nodes, the regulator is decoupled from one of the two output nodes, and the regulator has at least... Agent: Spryip, LLC Ifx 20090243677 - Clock generator and methods using closed loop duty cycle correction: Closed-loop duty-cycle correctors (DCCs), clock generators, memory devices, systems, and methods for generating an output clock signal having a particular duty cycle are provided, such as clock generators configured to generate an output clock signal synchronized with a received input clock signal having a predetermined duty cycle. Embodiments of clock... Agent: Jennifer M. Lane, Esq. Dorsey & Whitney LLP 20090243678 - Delay locked-loop circuit and display apparatus: A delay locked-loop circuit includes: a phase comparator detecting a phase difference between an external clock and an internal clock; an up/down counter controlling a delay time in accordance with an output signal from the phase comparator; and a delay line including plural unit delay circuits corresponding to plural bits... Agent: Rader Fishman & Grauer PLLC 20090243679 - Semi-digital delay locked loop circuit and method: A scalable DLL (delay locked loop) circuit that has a calibration mechanism to auto tune locking precision. The delay locked loop circuit includes a multi-phase phase locked loop circuit for generating a plurality of phase signals according to a system clock, wherein one of the phase signals is a pixel... Agent: Edell, Shapiro & Finnan, LLC 20090243680 - Data signal generating apparatus: It is an object of the present invention to provide a data signal generating apparatus which is small in size, and can output the serial data in a desired sequence without assuming an indefinite state as well as being capable of dealing with the jitter measurement. In the data signal... Agent: Greer, Burns & Crain 20090243681 - Embedded source-synchronous clock signals: A synchronous communication system includes two transmitters that transmit respective first and second data signals that are phase offset from one another by about 90 degrees. On the receive side, a pair of extraction circuits extract a first clock signal from the first data signal and a second clock signal... Agent: Silicon Edge Law Group, LLP 20090243682 - Method, system and device for eliminating intra-pair skew: A method, system and device for eliminating intra-pair skew are disclosed. The method includes: measuring a phase difference between the received differential signals as a transmission delay difference; and compensating delays of the differential signals using the transmission delay difference, to eliminate intra-pair skew of the differential signals. A phase... Agent: Huawei Technologies Co., Ltd. C/o Darby & Darby P.C. 20090243683 - Pulse transformer driver: Methods, systems, and devices are described for providing a communication system for handling pulse information. Embodiments of the invention provide a pulse shaping unit operable to avoid saturation of the pulse transformer, while being easily incorporated into IC processes. Some embodiments of the pulse shaping unit provide a two-to-three level... Agent: Townsend And Townsend And Crew, LLP 20090243684 - Method and device for generating a digital data signal and use thereof: In an embodiment, the present invention relates to an integrated circuit comprising at least one data signal input (data1, data2), at least one clock signal input (Clock), at least one control signal input (Cnt_del1, Cnt_del2) and a data signal output (Data_out). According to the invention, the integrated circuit is configured... Agent: Patterson & Sheridan, LLP Gero Mcclellan / Qimonda 20090243685 - Signal processing device: A signal processing device includes a correction circuit configured to correct the distortion of the duty cycle in a data signal having different occurrence probabilities of 0 and 1.... Agent: Oblon, Spivak, Mcclelland Maier & Neustadt, P.C. 20090243686 - Latch circuit and electronic device: A latch circuit includes: four or more gates; three input terminals and one or two output terminals which are connected to at least one of the four or more gates; a feedback circuit in which respective input terminals of the four or more gates are connected to output terminals of... Agent: Arent Fox LLP 20090243687 - Robust time borrowing pulse latches: Configurable time-borrowing flip-flops may be based on configurable pulse generation circuitry and pulse latches. The circuitry may use a self-timed architecture that controls the width of clock pulses that are generated so that the pulse latches that are controlled by the clock pulses exhibit a reduced risk of race through... Agent: Treyz Law Group 20090243688 - System and method of changing a pwm power spectrum: In a particular embodiment, a circuit device includes a pulse edge control circuit to receive at least one pulse-width modulated (PWM) signal from a PWM source. The pulse edge control circuit is adapted to selectively apply a phase shift operation to the at least one PWM signal at integer submultiples... Agent: Schwegman, Lundberg & Woessner, P.A. 20090243689 - Delay line circuit: Delay circuitry is described that includes clock mixing circuitry to provide a selectable propagation time. Output signals from the mixing circuitry are selectively coupled through a variable delay line to synchronize two clock signals.... Agent: Schwegman, Lundberg & Woessner/micron 20090243690 - Single-clock-based multiple-clock frequency generator: In an embodiment of the present invention, a clock generator circuit is disclosed to include a phase locked loop (PLL) that is responsive to a clock signal quadrature output frequency and a clock signal in-phase output frequency. The clock generator circuit generates a single clock frequency that is a fraction... Agent: Maryam Imam 20090243691 - Signal output circuit: Disclosed is a signal output circuit comprising: a first transistor of an emitter follower configuration, which receives an input signal; a second transistor of an emitter follower configuration, which receives the input signal, and has an output connected to an external load (106); a comparator circuit which has an input... Agent: Mcginn Intellectual Property Law Group, PLLC 20090243695 - Bi-directional level shifted interrupt control: The present example provides a circuit offering interoperability between circuits that may be powered from differing voltages, and that may operate at differing logic levels. Isolation may be provided from the impedance provided by transistor circuits and level shifting may be provided by a divider network. Accordingly, an exemplary slave... Agent: Kyocera Wireless Corp. 20090243693 - Circuit for providing deterministic logic level in output circuit when a power supply is grounded: A high voltage analog interface circuit capable of producing a determinate zero or other low voltage when the high voltage power supply is turned off or grounded.... Agent: Intel/bstz Blakely Sokoloff Taylor & Zafman LLP 20090243696 - High voltage semiconductor device having shifters and method of fabricating the same: Provided are a high-voltage semiconductor device including a junction termination which electrically isolates a low voltage unit from a high voltage unit, and a method of fabricating the same. The high voltage semiconductor device includes a high voltage unit, a low voltage unit surrounding the high voltage unit, and a... Agent: Hiscock & Barclay, LLP 20090243697 - Level shift circuit, method for driving the same, and semiconductor circuit device having the same: A level shift circuit includes a level shift section for receiving a low potential signal oscillating between a high potential and a ground potential and converting it into a high potential signal oscillating between the high potential and the ground potential, the level shift section being connected to at least... Agent: Arent Fox LLP 20090243692 - Two voltage input level shifter with switches for core power off application: A voltage level shifter includes a first switch module having a first transistor and a second transistor, each transistor having a drain, a gate, and a source, wherein the drains of the first and the second transistors are coupled to a first voltage terminal. The voltage level shifter further includes... Agent: K & L Gates LLPIPDocketing 20090243694 - Voltage converting driver apparatus: A voltage converting apparatus is provided that includes a dynamic driver circuit and a voltage converting circuit. The dynamic driver circuit may receive a clock signal and input signals and provide a dynamic signal based on the clock signal and the input signals. The voltage converting circuit may receive the... Agent: Ked & Associates, LLP Intel Corporation 20090243698 - Mixer and frequency converting apparatus: A mixer includes: a magnetoresistive effect element including a fixed magnetic layer, a free magnetic layer, and a nonmagnetic spacer layer disposed between the fixed magnetic layer and the free magnetic layer; and a magnetic field applying unit that applies a magnetic field to the free magnetic layer. The mixer... Agent: Greenblum & Bernstein, P.L.C 20090243700 - Mixer circuit for frequency mixing of differential signals: A mixer circuit designed for low voltage operation with rail-to-rail local signals. First and second transistors form a first input section to produce a first signal. Third and fourth transistors form a second input section to produce a second signal. Fifth and sixth transistors form a third input section to... Agent: Katten Muchin Rosenman LLP 20090243699 - System and method of companding an input signal of an energy detecting receiver: An apparatus configured as a compandor to achieve a defined dynamic range for an output signal in response to an input signal. In particular, the apparatus comprises a first circuit adapted to generate a first signal from the input signal, wherein the first signal includes a first dynamic range (e.g.,... Agent: Qualcomm Incorporated 20090243701 - Power supply with digital control loop: 20090243702 - Varactor bank switching based on negative control voltage generation: A method and apparatus for varactor bank switching for a voltage controlled oscillator is disclosed. Varactor bank switching involves generating a negative bias voltage signal as a control signal for a varactor bank switch in an off-state, the varactor bank switch comprising a pass-gate circuit including switching transistors. Generating the... Agent: Ibm-acc-washington C/o Myers Dawes Andras & Sherman, LLP 20090243703 - High-frequency switching circuit module: A high-frequency switching circuit module includes a high-frequency switch that includes an FET switching element and that selectively connects between a common input/output terminal and one of input/output terminals, and a matching circuit that is provided to the common input/output terminal Pc and is not provided to the input/output terminals.... Agent: Murata Manufacturing Company, Ltd. C/o Keating & Bennett, LLP 20090243704 - Internal voltage generator: An internal voltage generator includes an internal voltage detecting unit that receives an active signal activated in an active operation mode of a semiconductor memory and a bias voltage varying according to temperature variation, detects a level of an internal voltage by using a reference voltage and outputs an internal... Agent: Cooper & Dunham, LLP 20090243705 - High voltage tolerative driver circuit: A high voltage tolerative inverter circuit is disclosed, which comprises a PMOS transistor with a source and drain being connected to a first high voltage power supply (VDDQ) and an output terminal, respectively, a gate of the PMOS transistor being controlled by a first signal having a voltage swing between... Agent: K & L Gates LLPIPDocketing 20090243706 - Voltage regulated charge pump: A voltage regulated charge pump includes a charge pump circuit for receiving an input voltage to generate an output voltage, in which the charge pump circuit further includes a capacitor, a first switch and a second switch. The first switch is coupled between the input voltage and a first end... Agent: Hayes Soloway P.C. 20090243707 - Semiconductor integrated circuit apparatus and electronic apparatus: Semiconductor integrated circuit apparatus and electronic apparatus having a leakage current detection circuit where arbitrarily set leakage current detection ratio does not depend on power supply voltage, temperature, or manufacturing variations, and where leakage current detection is straightforward. Semiconductor integrated circuit apparatus extracts a stable potential from the center of... Agent: Greenblum & Bernstein, P.L.C 20090243708 - Bandgap voltage reference circuit: A bandgap voltage reference circuit which provides a bandgap reference voltage without requiring a resistor. The circuit comprises an amplifier having an inverting input, a non-inverting input and an output. First and second bipolar transistors are provided which operate at different current densities each coupled to a corresponding one of... Agent: Wolf Greenfield & Sacks, P.C. 20090243709 - Devices, systems, and methods for generating a reference voltage: Methods, devices, and systems are disclosed for a voltage reference generator. A voltage reference generator may comprise a bandgap voltage reference circuit configured to output two complementary-to-absolute-temperature (CTAT) signals. The voltage reference generator may further comprise a differential sensing device configured to sense the two complementary-to-absolute-temperature (CTAT) signals and generate... Agent: Trask Britt, P.C./ Micron Technology 20090243710 - Firewall/isolation cells for ultra low power products: In an integrated circuit (IC) may have several functional blocks adapted to be inactivated independently from each other. At least one firewall cell may be embedded independently of other firewall cells in the vicinity of one functional block. The firewall cell may be electrically isolated from the functional block and... Agent: Intel/bstz Blakely Sokoloff Taylor & Zafman LLP 20090243711 - Bias current generator: A bias current generator for generating bias current is described. The generator comprises an amplifier having an inverting input, a non-inverting input and an output. A first bipolar transistor is associated with one of the inverting and non-inverting inputs of the amplifier. A load MOS device is associated with the... Agent: Wolf Greenfield & Sacks, P.C. 20090243712 - Device for reducing power consumption inside integrated circuit: The present invention discloses a device for reducing power consumption inside an integrated circuit (IC), comprising: an IC including an up-gate transistor and a low-gate transistor electrically connected with each other, and a control circuit controlling the up-gate transistor and the low-gate transistor; and a resistor located outside the IC,... Agent: Tung & Associates 20090243713 - Reference voltage circuit: A reference voltage circuit which is less dependent on semiconductor process variations compared to bandgap based reference voltage circuits. The circuit comprises a first amplifier having an inverting input, a non-inverting input and an output. A current biasing circuit provides first and second PTAT currents, and a CTAT current. The... Agent: Wolf Greenfield & Sacks, P.C. 20090243714 - Power noise immunity circuit: A power noise immunity circuit includes a unidirectional device and a switch both connected between a power input terminal and a power output terminal, and a noise detector to control the switch. The power input terminal is for being connected to an external voltage source, and the power output terminal... Agent: Rosenberg, Klein & Lee 20090243715 - Device and method for limiting di/dt caused by a switching fet of an inductive switching circuit: The main switching FET and the auxiliary FET can be formed from a single die with shared source and drain. The auxiliary inductor can be implemented as a parasitic inductance of an inherently required bonding wire connecting the main switching FET to its device terminal to simplify packaging with reduced... Agent: Chein-hwa S. Tsao Previous industry: Electronic digital logic circuitryNext industry: Demodulators ###### RSS FEED for 20091112: Integrate FreshPatents.com into your RSS reader/aggregator or website to track weekly updates. For more info, read this article. ###### Thank you for viewing Miscellaneous active electrical nonlinear devices, circuits, and systems patents on the FreshPatents.com website. These are patent applications which have been filed in the United States. There are a variety ways to browse Miscellaneous active electrical nonlinear devices, circuits, and systems patent applications on our website including browsing by date, agent, inventor, and industry. If you are interested in receiving occasional emails regarding Miscellaneous active electrical nonlinear devices, circuits, and systems patents we recommend signing up for free keyword monitoring by email. ### FreshPatents.com Support Results in 0.56334 seconds |
* Easy, fast online form * Protect your Inventions * US Patent Office filing Provisional Patent Utility Patent - - - - - - - - - - - - - - - - - - - - - - * Fast online form * Protect your Name/Design * US Government filing Trademark Services - - - - - - - - - - - - - - - - - - - - - - PATENT INFO |