|
FREE patent keyword monitoring and additional FREE benefits. |
![]() |
|
|
USPTO Class 327 | Browse by Industry: Previous - Next | All 06/2007 | Recent | 08: Sep | Aug | Jul | Jun | May | Apr | Mar | Feb | Jan | | 07: Dec | Nov | Oct | Sep | Aug | Jul | Jun | May | Apr | Mar | Feb | Jan | | 06: Dec | Nov | Oct | Sep | Aug | Jul | Jun | May | Apr | Mar | Feb | Jan | Miscellaneous active electrical nonlinear devices, circuits, and systems inventions 06/07Recently published patent applications awaiting approval from the USPTO. Recent week's RSS XML file available below.Listing format for abstract view: USPTO application #, Title, Abstract excerpt,Patent Agent. Listing format for list view: USPTO National Class full category number, title of the patent application. 06/28/2007 > patent applications in patent subcategories. 20070146014 - Phase interpolator with adaptive delay adjustment: The phase interpolator includes two adjustable delays 30 and 31, phase comparator 32 which detects a phase difference between a signal delayed by the adjustable delay 30 and a signal delayed by the adjustable delay 31, an integrator 33 which integrates the outputs of the phase comparator 32 and multipliers... Agent: Katten Muchin Rosenman LLP 20070146015 - Comparator circuit and control method thereof: This invention provides a comparator circuit which outputs a stable waveform without oscillation even if a gradient of a change of a comparison input signal is small and determines a magnitude of the comparison input signal within a predetermined threshold value regardless of the increase/decrease direction of the comparison input... Agent: Arent Fox PLLC 20070146016 - Signal output circuit and power source voltage monitoring device using the same: A signal output circuit that can decrease the current consumption while securing the base current of an output transistor of an NPN type bipolar transistor includes an output transistor of the NPN type bipolar transistor, a ground side output control transistor of which turning ON turns OFF the output transistor,... Agent: Rohm Co., Ltd. C/o Keating & Bennett, LLP 20070146017 - Semiconductor device: A semiconductor device of the present invention includes a comparator (1) which includes two input terminals (N1), (N2), and compares the voltage values between the power supply voltage which is inputted to one side input terminal and the reference voltage which is inputted to the other side input terminal, a... Agent: Steptoe & Johnson LLP 20070146018 - Precision sampling circuit: A sampling circuit includes an input voltage source; a first switch having an input operatively connected to the input voltage source; a sampling capacitor operatively connected to an output of the first switch; an operational amplifier having an inverting input operatively connected to the sampling capacitor; a second switch operatively... Agent: Gauthier & Connors, LLP 20070146019 - Time interval trimmed differential capacitance sensor: An apparatus and method for operation of a differential capacitance transducer, including generating substantially opposing polarity excitation drive signals by operation of a pair of drive signal generators, applying the excitation drive signals to a pair of sense capacitors of a differential capacitance sensor, sensing a differential capacitance at a... Agent: Honeywell International Inc. 20070146020 - High frequency power mesfet gate drive circuits: A series of gate drive circuits for MESFETs are provided. The gate drive circuits are intended to be used in switching regulators where at least one switching device is an N-channel MESFET. For regulators of this type, the gate drive circuits provide gate drive at the correct voltage to ensure... Agent: Advanced Analogic Technologies 20070146022 - Analog frequency divider: The parallel circuit of an inductor L1 and a resistor R1 is connected between a power supply voltage VDD and the drain of a MOS transistor TR1 as a load, and the parallel circuit of am inductor L2 and a resistor R2 is connected between a power supply voltage VDD... Agent: Woodcock Washburn LLP 20070146021 - Frequency divider: A frequency divider comprising a first flip-flop (M1, M2, M3, M4) having a first clock input (CI) for receiving a clock signal, the flip-flop further comprising a first set input (Q4) and a first non-inverted output (Q1). The frequency divider further comprises a second flip-flop (M′, M′, M′, M′) having... Agent: Philips Electronics North America Corporation Intellectual Property & Standards 20070146023 - Reset signal generating circuit and semiconductor integrated circuit device: Provided is a semiconductor integrated circuit device including a reset signal generating circuit for detecting a plurality of power source voltages in which a consumption current is low and a circuit area is small. The semiconductor integrated circuit device includes the reset signal generating circuit. The reset signal generating circuit... Agent: Brinks Hofer Gilson & Lione 20070146024 - Mixed-signal thermometer filter, delay locked loop and phase locked loop: Circuits for implementing a thermometer code in a mixed-signal fashion are provided. Each of a set of outputs can be digital or analog in a transition region. The mixed signals can be used to control delay elements in a delay line for application in DLLs or PLL or clock de-skew... Agent: Smart & Biggar P.o. Box 2999, Station D 20070146025 - Pulse-width control loop for clock with pulse-width ratio within wide range: A pulse-width control loop (PWCL) for clock with any pulse-width ratio within a wide range is provided. A differential programmable charge pump is employed to stabilize the current source by complementary connection. The differential programmable charge pump has a pair of differential charge pumps and a current source module to... Agent: Rabin & Berdo, PC 20070146026 - Clock synchronization apparatus: According to an embodiment of the present invention, a clock synchronization apparatus includes a delay-correcting circuit which is supplied with an initial voltage, compares a phase of an external clock with a phase of an internal clock output from a clock synchronizing unit, generates a control signal for correcting the... Agent: Venable LLP 20070146027 - Method for adjusting clock phase of monitor: An exemplary method for adjusting clock phase of a monitor includes: setting a reference threshold voltage, when an input voltage of image signals is greater than the reference threshold voltage, a scaler begins to receive clock phases generated by a Phase Locked Loop; dividing the clock phase into a plurality... Agent: Wei Te Chung Foxconn International, Inc. 20070146028 - Clock generator for semiconductor memory apparatus: The clock generator for semiconductor memory apparatus which includes: a first divider; a first delay unit; a second divider; a second delay unit; a duty-cycle corrector; a third divider; a third delay unit; a phase comparator; and a delay time setting unit. The clock generator for semiconductor memory apparatus exactly... Agent: Venable LLP 20070146029 - Programmable duty-cycle generator: A duty-cycle generator including, in one embodiment, a duty-cycle adjustment circuit and a delay processor. The duty-cycle adjustment circuit is adapted to receive an input clock signal having an input duty cycle, generate first and second versions of the input clock signal having different amounts of delay, and combine the... Agent: Mendelsohn & Associates, P.C. 20070146033 - Circuit arrangement and method for operating a circuit arrangement: A circuit arrangement including a data input for applying a data signal, a set input for applying a set signal and an output for providing an output state. The output is coupled to the data input and to the set input in such a manner that the output state provided... Agent: Dickstein Shapiro LLP 20070146030 - Flip-flop circuit assembly: A flip-flop circuit arrangement having a total of four differential amplifiers (1, 2, 3, 4), which are connected to one another to produce a D flip-flop, is specified. According to the suggested principle, the two shared emitter nodes (E1, E2) of the differential amplifiers (1, 2, 3, 4) are connected... Agent: Fish & Richardson PC 20070146032 - Flip-flop device and method for storing and outputting a data value: A flip-flop device for storing and outputting a data value includes a controllable memory element configured to be open as a function of a control pulse, a feedback means for comparing a data value present at the memory element and the data value output by the memory element, and for... Agent: Dickstein Shapiro LLP 20070146031 - Flip-flop, integrated circuit, and flip-flop resetting method: A flip-flop which eliminates a reset wiring to prevent complication of a wiring in an LSI or to increase the number of channels used for a signal wiring, an integrated circuit using the same, and a flip-flop resetting method, are provided. The flip-flop performing a reset operation by detecting a... Agent: Staas & Halsey LLP 20070146034 - True single phase clock flip-flop: A True Single Phase Clock flip-flop is configured to operate in an evaluating and a hold mode. The flip-flop comprises an input stage having an input node and a first output node. The flip-flop further comprises a middle stage having a second output node and an output stage having a... Agent: Harold C. Moore Maginot, Moore & Beck 20070146035 - Receive clock deskewing method, apparatus, and system: An integrated circuit includes clock deskew circuitry. The deskew circuitry includes multiple loop circuits to align a received clock with a data eye, and to reduce the effects of clock drift caused by voltage and temperature variations.... Agent: Lemoine Patent Services, PLLC 20070146036 - Delay chain capable of reducing skew between input and output signals: Embodiments relate to a delay chain that may reduce skew between input and output signals. In embodiments, the delay chain may include N inverters connected to each other in series between an input terminal and an output terminal (N is a positive even number integer). A gate of the PMOS... Agent: Sherr & Nourse, PLLC 20070146040 - Data output clock generating circuit and method of generating data output clock of semiconductor memory apparatus: A data output clock generating circuit for a semiconductor memory apparatus includes a rising data output clock generating unit which combines a rising clock with a signal to be generated in response to a rising output enable signal and a falling clock to generate a rising data output clock, and... Agent: Venable LLP 20070146039 - Semiconductor device: A semiconductor device can accurately control the timings of various signals used in the semiconductor device using a simple configuration. The semiconductor device includes first fuse units which output first fuse signals, respectively, a first decoder which receives the first fuse signals respectively output from the first fuse units, and... Agent: Marshall, Gerstein & Borun LLP 20070146038 - Clock distribution network supporting low-power mode: A clock distribution network locks a local clock signal to a reference clock signal using a first feedback loop associated with a synchronization circuit (e.g., a PLL or a DLL). The local clock signal can then be selectively distributed to a plurality of clock destination nodes via a clock network.... Agent: Silicon Edge Law Group, LLP 20070146041 - Digitally programmable delay circuit with process point tracking: A digitally programmable delay circuit comprising a plurality of transistors connected in parallel with each other and to a line carrying a signal having an edge to be delayed. One or more of the transistors are selected by a delay control signal to impose a delay amount to the edge,... Agent: Edell, Shapiro & Finnan, LLC 20070146037 - Methods and apparatus for reducing power consumption in a processor using clock signal control: Methods and apparatus provide for: producing a control signal at a first substantially steady state logic level indicative of a sleep mode, and at a second substantially steady state logic level indicative of a normal mode; producing a gate signal that is at a substantially steady state null level when... Agent: Kaplan Gilman Gibson & Dernier L.L.P. 20070146043 - Interface circuit and signal clamping circuit using level-down shifter: Provided are an interface circuit and a signal clamping circuit using a level-down shifter. The interface circuit includes the level-down shifter between a first power circuit driven by a first power and a second power circuit driven by a second power. The level-down shifter converts an output of the first... Agent: F. Chau & Associates, LLC 20070146042 - Level shift circuit and driver circuit using the same: A level shift circuit operates normally when amplitude of input signal is small and amplitude of output signal is large. First and second terminals receive an input signal and its complementary signal having a first amplitude. Third and fourth terminals output an output signal and its complementary signal having a... Agent: Foley And Lardner LLP Suite 500 20070146044 - Quadrature mixer circuit and rf communication semiconductor integrated circuit: A quadrature mixer circuit and an RF communication semiconductor integrated circuit capable of suppressing variations in secondary distortion while reducing the current consumption are provided. In a quadrature mixer circuit, even if local signals different by 90 degrees inputted to the bases of I transistors and Q transistors have large... Agent: Mcdermott Will & Emery LLP 20070146045 - Source follower circuit or bootstrap circuit, driver circuit comprising such circuit, and display device comprising such driver circuit: In the case of using an analog buffer circuit, an input voltage is required to be added a voltage equal to a voltage between the gate and source of a polycrystalline silicon TFT; therefore, a power supply voltage is increased, thus a power consumption is increased with heat. In view... Agent: Eric Robinson 20070146046 - Electronic circuits utilizing normally-on junction field-effect transistor: Electronic circuits use low-cost depletion-mode JFET to serve as power switch. Since depletion-mode JFET has smaller conductive resistance and is majority carrier device, the energy loss is less when current flows through the depletion-mode JFET, and faster switching speed is obtained, thereby enhancing the efficiency of the electronic circuits.... Agent: Rosenberg, Klein & Lee 20070146047 - Circuit and method for temperature detection: A temperature detection circuit includes a temperature dependent voltage generation circuit for generating a temperature dependent voltage VR, a bandgap circuit for generating a temperature independent voltage VBG, and a comparator for comparing the temperature dependent voltage VR generated in the temperature dependent voltage generation circuit with the temperature independent... Agent: Oliff & Berridge, PLC 20070146048 - Integrated circuit with automatic start-up function: The invention relates to integrated electronic circuits, and notably to those comprising analog functions. The invention relates more particularly to a starter circuit designed to ensure the automatic start-up of a biasing circuit following an interruption in the operation of the latter. The starter circuit comprises, in an integrated circuit... Agent: Lowe Hauptman Gilman & Berner, LLP 20070146049 - Semiconductor integrated circuit device: A semiconductor integrated circuit 2A, a leak current detection circuit 3, a comparison operation circuit 4 and an applied voltage output circuit 5A are provided. The semiconductor integrated circuit 2A has a circuit body 21 including a plurality of functional MOSFETs for performing predetermined functional operations, and a monitor circuit... Agent: Mcdermott Will & Emery LLP 20070146051 - Multi-mode charge pump drive circuit with improved input noise at a moment of mode change: A multi-mode charge pump drive circuit has a multi-mode charge pump, a switch control circuit, a current regulation circuit, an error amplifier, a variable resistance unit, and a mode selection circuit. The multi-mode charge pump is operated with a plurality of modes, each of which provides a different multiplicative ratio... Agent: North America Intellectual Property Corporation 20070146053 - Voltage generator and semiconductor memory apparatus with the same: A voltage generator includes: a pumping voltage detecting section configured to detect a level of a pumping voltage in accordance with a reference voltage, that activates a pumping enable signal when the detected level of the pumping voltage is higher than a first voltage, while activating a power source voltage... Agent: Venable LLP 20070146054 - Booster circuit: A pull-out lower limit voltage for setting a voltage level when the gate voltage of the charge transfer transistor is pulled out is supplied to a reset circuit. In order to secure the breakdown voltage margin of the transistor and the capacitor used in a booster cell, a voltage which... Agent: Mcdermott Will & Emery LLP 20070146052 - Charge pump: A charge pump is disclosed. The charge pump comprises a plurality of first voltage boosting circuits (VBCs), each comprising a first output node and a precharge circuit adapted to precharge the first output node, and at least one second VBC connected in series with the plurality of first VBCs, wherein... Agent: Volentine Francos, & Whitt PLLC 20070146055 - Charge pump circuit and semiconductor device having the same: A conventional charge pump circuit requires a step-up circuit or the like for turning on or off a transistor. Therefore, it has a problem of an increase in circuit scale, which leads to increases in circuit area and power consumption. One feature is to provide a charge pump circuit including... Agent: Eric Robinson 20070146050 - Charge pump drive circuit for a light emitting diode: Through operated alternately between a charging phase and a discharging phase, a charge pump converts an input voltage source into a drive voltage for being supplied to a light emitting diode. A current setting unit determines a reference current. A current regulating unit has a current regulating terminal and a... Agent: North America Intellectual Property Corporation 20070146056 - Temperature tamper detection circuit and method: An integrated circuit temperature sensor includes a sensing circuit operable to determine whether the integrated circuit is currently exposed to one of a relatively low temperature or a relatively high temperature. A selection circuit operates to select a measured voltage across the base-emitter of a bipolar transistor of the integrated... Agent: Stmicroelectronics, Inc. 20070146057 - Constant voltage power supply circuit: A disclosed constant voltage power supply circuit (1) has an input terminal (Vdd), an output terminal (Vout), a constant voltage power supply unit (2) that generates a constant voltage (Vo1) with a ripple voltage (Vri), and a ripple removing circuit unit (3) for removing the ripple voltage so that a... Agent: Cooper & Dunham, LLP 20070146058 - Distribution of electrical reference: A method for providing an electrical reference in a circuit includes determining reference control information at a master reference circuit, distributing the reference control information to one or more controlled reference circuits, and, from at least some of the controlled reference circuits, generating one or more electrical references according to... Agent: Fish & Richardson PC 20070146059 - Band gap reference voltage generation circuit: There is provided a band gap reference voltage generation circuit capable of reducing wake up time during transition from an idle mode to a normal mode and further capable of removing the RF noise of an output voltage. The band gap reference voltage generation circuit includes an operation amplifier for... Agent: Finnegan, Henderson, Farabow, Garrett & Dunner LLP 20070146060 - Semiconductor device: A semiconductor device is disclosed which can perform a stable data inputting operation by overdriving a terminal supplying an internal voltage used as a drive voltage for a write driver such that the internal voltage is maintained in a predetermined range irrespective of a continuous write operation. The semiconductor device... Agent: Marshall, Gerstein & Borun LLP 20070146061 - Cmos reference voltage source: A CMOS reference voltage source comprises first and second circuit branches connected in parallel between supply terminals, so that the current in one branch is mirrored in the other, and vice versa. The first circuit branch includes a series connection of a first transistor (MP1) of a first conductivity type,... Agent: Texas Instruments Incorporated 20070146062 - Active filer circuit for limiting band of input signal: A general purpose of the present invention is to stabilize a filter circuit to desired characteristics without increasing its circuit scale. An active filter unit includes a current control unit, a first gm-C filter unit, and a subsequent circuit. Using a signal output from a central control unit as an... Agent: Mcdermott Will & Emery LLP 20070146063 - Differential amplifier circuit operable with wide range of input voltages: A differential amplifier circuit includes a first load coupled to a first reference potential, a first MOS transistor having a drain node coupled to the first load, a second load coupled to the first reference potential, a second MOS transistor having a drain node coupled to the second load, a... Agent: Arent Fox PLLC 20070146064 - Transconductor, integrator, and filter circuit: A transconductor for receiving a differential voltage signal and outputting a differential current signal, includes two transconductors for receiving the differential voltage signal and outputting a single-end current signal. An inversion input terminal of one of the two transconductors is connected with a non-inversion input terminal of the other. The... Agent: Mcdermott Will & Emery LLP 06/21/2007 > patent applications in patent subcategories.20070139084 - Amplifier circuit having constant output swing range and stable delay time: Provided is an amplifier circuit having a constant output swing range and a stable delay time, where the amplifier circuit includes a first bias unit, a second bias unit, a comparison unit, and an amplifier unit, and the first bias unit responds to an internal reference signal with a predetermined... Agent: Frank Chau, Esq. F. Chau & Associates, LLC 20070139083 - Input voltage sensing circuit: An input voltage sensing circuit comprising a circuit input terminal; a comparator having first and second input terminals, the first of said input terminals being coupled to a reference voltage; a switch circuit provided between the circuit input terminal and the second of the input terminals of the comparator, the... Agent: Ostrolenk Faber Gerb & Soffen 20070139085 - Fast buffer pointer across clock domains: Retiming circuitry for retiming a data signal transmitted from a first environment under control of a first clock signal to a second environment under control of a second clock signal, said first and second clock signals having a known repeat relationship, the retiming circuitry comprising a plurality of delay elements... Agent: Docket Clerk 20070139086 - Transmitter and transmission circuit: Transmitter and transmission circuit. For realizing a differential transmitter, a switch circuit is connected between two load transistors of two complementary MOS pairs. The switch circuit can have two inductors. When the two complementary MOS pairs are conducting current to drive signal transition at output nodes, the inductors open to... Agent: North America Intellectual Property Corporation 20070139087 - Dual-mode frequency divider: The present invention improves a frequency divider circuit so that the frequency divider further obtains a capability of operating an injection-locking frequency division without changing or adding any component; and, the frequency divider operates under low voltage and low power consumption yet in high frequency, where the present invention can... Agent: Troxell Law Office PLLC Suite 1404 20070139088 - High-speed divider with pulse-width control: In at least one embodiment of the invention, a method for dividing a first signal having a first frequency by a divide ratio to generate a lower frequency signal includes generating a first plurality of signals having a common frequency, a first pulse width, and different phases. The first plurality... Agent: Zagorin O'brien Graham LLP 20070139089 - Delay locked loop with precision contolled delay: The invention discloses a delay-locked loop circuit with input means for a signal that is to be delayed, the input means comprising means for splitting the input signal into a first and a second branch. The signal in the first branch is connected to a component for delaying the signal,... Agent: Nixon & Vanderhye, PC 20070139090 - High voltage pulsed power supply using solid state switches with voltage cell isolation: Systems and methods for generating a high voltage pulse. A series of voltage cells are connected such that charging capacitors can be charged in parallel and discharged in series. Each cell includes a main switch and a return switch. When the main switches are turned on, the capacitors in the... Agent: Workman Nydegger (f/k/a Workman Nydegger & Seeley) 20070139091 - Method and apparatus for pre-clocking: A method and apparatus for pre-clocking have been disclosed.... Agent: Heimlich Law 20070139093 - Interface circuit and signal clamping circuit using level-down shifter: Provided are an interface circuit and a signal clamping circuit using a level-down shifter. The interface circuit includes the level-down shifter between a first power circuit driven by a first power and a second power circuit driven by a second power. The level-down shifter converts an output of the first... Agent: F. Chau & Associates, LLC 20070139092 - Voltage level translator: A low to high voltage level converter includes first and second n-channel transistors arranged to force to the ground voltage a first connection node and a second connection node, respectively. A boosting circuit operates to boost an input voltage of at least one of a first and second control nodes... Agent: Jenkens & Gilchrist, PC 20070139094 - High-frequency switching device and semiconductor: The first terminals of a plurality of resistor elements are connected to the intermediate connection points of a plurality of FETs connected in series, and a voltage, having a phase opposite to that of the voltage applied to the gate terminals of the plurality of FETs, is applied to the... Agent: Stevens, Davis, Miller & Mosher, LLP 20070139095 - System and method for driving bipolar transistors in switching power conversion: A system and method for driving a bipolar junction transistor is provided. The system includes a first transistor including a first gate, a first terminal, and a second terminal. The first gate is configured to receive a first control signal. Additionally, the system includes a second transistor including a second... Agent: Townsend And Townsend And Crew, LLP 20070139096 - Fuse circuit with leakage path elimination: A fuse circuit may include a fuse cut detection unit to output state information indicating whether or not a fuse is cut during a fuse cut detection time period, a maintenance and output unit to maintain the state information and output a fuse state information signal, and a connection/disconnection unit... Agent: Marger Johnson & Mccollom, P.C. 20070139097 - Apparatus and method for controlling supply voltage using hierarchical performance monitors: An apparatus and method for controlling a supply voltage using hierarchical performance monitors includes a signal generator generating an operating frequency and a target operating frequency, a supply voltage generator generating the supply voltage, a plurality of local performance monitors, and a global performance monitor. Each of the plurality of... Agent: F. Chau & Associates, LLC 20070139098 - Wearout compensation mechanism using back bias technique: In one embodiment, an integrated circuit comprises a first circuit and a control unit coupled to the first circuit. The first circuit comprises at least one transistor and implements one or more operations for which the integrated circuit is designed. The control unit is configured to generate at least one... Agent: Meyertons, Hood, Kivlin, Kowert & Goetzel, P.C. 20070139099 - Charge pump regulation control for improved power efficiency: Techniques for efficiently generating an output voltage for use within an electronic device, such as a memory system, are disclosed. A voltage generation circuit generates the output voltage. The voltage generation circuit includes regulation circuitry that controls regulation of the output voltage to maintain the output voltage at a substantially... Agent: Beyer Weaver & Thomas, LLP 20070139101 - Power supply circuit: An exemplary power supply circuit includes a comparator and two MOSFET transistors connected in parallel. The comparator has a non-inverting terminal connected to a reference voltage. Both gates of the MOSFET transistors are connected to an output terminal of the comparator, both drains of the MOSFET transistors are connected to... Agent: PCe Industry, Inc. Att. Cheng-ju Chiang Jeffrey T. Knapp 20070139100 - Voltage regulation with active supplemental current for output stabilization: Techniques for efficiently stabilizing an output voltage produced by a voltage regulation circuit are disclosed. One embodiment pertains to a voltage regulation circuit that includes a supplemental current source that can be controllably activated to provide a supplemental current to an output terminal of the voltage regulation circuit. This supplemental... Agent: Beyer Weaver LLP 20070139102 - Pulse width controller circuit for generating a periodic digital output signal: A controller that is linearly responsive to an input voltage provides continuously adjustable control of the width of a periodically repeating digital pulse, thereby achieving a linear voltage to duty-cycle ratio transfer function. The circuit of the present invention includes a master clock input, a ratio control voltage input, a... Agent: Jones, Walker, Waechter, Poitevent, Carrere & Denegre, L.L.P. 06/14/2007 > patent applications in patent subcategories.20070132484 - Switch circuit and input signal processing circuit: A switch circuit includes first switches; and second switches. The first switches and the second switches are alternately arranged one by one, and a semiconductor substrate is of a first conductive type. Each of the first switches comprises a first transistor of a second conductive type which is opposite to... Agent: Foley And Lardner LLP Suite 500 20070132485 - Four-wire signaling system: A signaling device is described. The signaling device may include a group of four signal nodes, four differential receivers and a logic circuit. The group of four signal nodes may receive a sequence of data bits during a sequence of bit times. A respective differential receiver of the four differential... Agent: Morgan Lewis & Bockius LLP/rambus Inc. 20070132486 - Circuit and method for monitoring a supply voltage and providing an indication when the supply voltage falls below a predetermined threshold: A power supply monitoring circuit is provided that utilises an adaptive internal control of the refresh rates of capacitors to reduce the power requirements of the circuit. The circuit provides at an output a signal indicative of the level of the supply voltage relative to a predetermined reference voltage.... Agent: Wolf Greenfield & Sacks, P.C. 20070132487 - Integrated powered device connector in system for supplying power over communication link: An integrated connecting device for coupling a communication link to a powered device (PD) in a system for supplying power to the PD over the communication link. The integrated connecting device has a housing configured for providing connection to the PD external with respect to the housing, communication interface circuitry... Agent: Mcdermott Will & Emery LLP 20070132488 - Data output circuit with reduced output noise: A data output drive transistor is rendered conductive when the potential of an internal node attains an H level, whereby an output node is discharged to the level of ground potential. When the drive transistor is turned on, the output node is discharged to the level of ground potential at... Agent: Mcdermott Will & Emery LLP 20070132489 - Parametric power multiplication: In various embodiments, power multipliers and associated methods are provided that employ parametric excitation. In one embodiment, a ring power multiplier is provided that has a ring. A parametric reactance is associated with the ring that negates at least a portion of a physical resistance of the ring.... Agent: Thomas, Kayden, Horstemeyer & Risley, LLP 20070132490 - Method and apparatus for capacitance multiplication within a phase locked loop: A method and apparatus for capacitance multiplication using two charge pumps. A first charge pump (206) provides a current signal (1216) that is first conducted by a resistor (310) of an RC network and then split into three current paths prior to being conducted by a capacitor of the RC... Agent: Xilinx, Inc Attn: Legal Department 20070132491 - Phase-locked loop with compensated loop bandwidth: The present invention provides a charge pump in a phase lock loop circuit. The phase lock loop circuit comprises a voltage controlled oscillator (VCO) for producing a variable frequency output signal in response to a VCO control voltage. The charge pump comprises a current generating module for providing a first... Agent: North America Intellectual Property Corporation 20070132492 - Delay locked loop circuit and signal delay locking method: A delay locked loop circuit and signal delay locking method are provided. First, the start-up circuit minimizes the delay time between an output signal and a reference signal during an initial period. Secondly, the phase correction circuit increases the delay time during an correction period. The present invention ensures that... Agent: Jianq Chyun Intellectual Property Office 20070132493 - Dll circuit feeding back zq calibration result, and semiconductor device incorporating the same: A delay amount variable circuit (8) adapted to change a delay amount according to a ZQ calibration result is inserted in a path of a DQ replica system. The delay amount of the path of the DQ replica system is variable and is adjusted so as to make constant a... Agent: Young & Thompson 20070132494 - Duty cycle correction amplification circuit: A duty cycle correction amplification circuit is disclosed and comprises a first amplifier comprising dual first MOS differential input transistors gated respectively by first and second reference signals, and adapted to generate first and second preliminary signals, a second amplifier comprising dual second MOS differential input transistors respectively gated by... Agent: Volentine Francos, & Whitt PLLC 20070132495 - Latch circuit and flip-flop: A high-reliability, multi-threshold complementary metal oxide semiconductor (CMOS) latch circuit having low sub-threshold leakage current is provided. More particularly, a latch circuit and flip-flop that can be applied in the deep sub-micron era and that are entirely configured of only CMOS using a combination of a high threshold device and... Agent: Ladas & Parry LLP 20070132496 - Single-event effect tolerant latch circuit and flip-flop circuit: Disclosed are a latch circuit and a flip-flop circuit, which are capable of suppressing occurrence of a single-event effect, and, in the event of a single-event transient (SET), elimination adverse effects thereof on the circuit. The latch circuit comprises a dual-port inverter, and a dual-port clocked inverter including no transmission... Agent: Stephen M. De Klerk Blakely, Sokoloff, Taylor & Zafman LLP 20070132497 - Delay cells and delay line circuits having the same: Delay line circuits include a plurality of delay cells connected in series. The delay cells respectively include a first to a third logic gate. The first logic gate, in response to a selection signal, generates a first signal based on an input signal. The second logic gate generates a second... Agent: F. Chau & Associates, LLC 20070132498 - Output circuit: A current mirror circuit 30 comprises PMOS's 31 to 34. The current which was flowing when the input voltage was “H” is interrupted, when the node N34 goes from “L” to “H,” a cascode-connected PMOS 31 is automatically turned OFF. The gates of PMOS's 31 and 33 are connected by... Agent: Volentine Francos, & Whitt PLLC 20070132499 - Logarithmic temperature compensation for detectors: The intercept of a logarithmic amplifier is temperature stabilized by generating a signal having the form H log H where H is a function of temperature such as T/T0. The first H factor is cancelled, thereby generating a correction signal having the form Y log H. The cancellation may be... Agent: Marger Johnson & Mccollom, P.C. 20070132500 - System for reducing second order intermodulation products from differential circuits: A passive CMOS differential mixer circuit with a mismatch correction circuit for balancing the electrical characteristics of the two output paths. Once the output paths of the differential circuit are balanced, or matched as closely as possible, second order intermodulation product generation can be inhibited or at least reduced to... Agent: Borden Ladner Gervais LLP 20070132501 - Method and apparatus for switching audio and data signals through a single terminal: A MOSFET-based, multi signal-switching circuit controllably passes analog/audio signals and digital signals through a common terminal to a single connector. Analog/audio signals are coupled through a single N-channel MOSFET analog signal switch which, when turned-ON, minimizes distortion of the analog/audio signal and capacitive loading to an adjacent, MOS-based or CMOS-based... Agent: Allen, Dyer, Doppelt, Milbrath & Gilchrist P.A. 20070132502 - Method and circuit arrangement for limiting the power dissipation of a power semiconductor switch: M 20070132503 - Power patch panel with guided mac capability: A method and apparatus are provided for incorporating guided network cable Move/Add/Change (MAC) work order capability into a power patch panel. MAC work orders may be controlled and monitored using in-band signaling using, e.g., standard RJ-45 patch cords. Cable detection is performed at a port level on a real-time basis.... Agent: Panduit Corp. 20070132504 - Semiconductor integrated circuit apparatus: Providing semiconductor integrated circuit apparatus capable of controlling the substrate voltage of a MOSFET so that the drain current for an arbitrary gate voltage value in a subthreshold region or a saturated region will be free from temperature dependence and process variation dependence, thereby enhancing the stable operation. The semiconductor... Agent: Mcdermott Will & Emery LLP 20070132506 - Reference voltage generating circuit: Disclosed is a reference voltage generating circuit which includes resistors R0, R0 and R3, a differential amplifier A1 and transistors Q1, Q2 and Q3. The collectors of the transistors Q1 and Q2 are connected to differential input terminals of the differential amplifier, while one ends of the R0, R0 and... Agent: Foley And Lardner LLP Suite 500 20070132505 - Reference voltage generation circuit: In a reference voltage generation circuit, a bandgap reference circuit (BGR circuit) 1 includes diode element D1 and D2 having different current densities, three resistive elements R1, R2 and R3, a P-type first transistor Tr1 for supplying a current to a reference voltage output terminal O, a P-type second transistor... Agent: Mcdermott Will & Emery LLP 20070132507 - Tuneable filters using operational amplifiers: A low pass filter includes a switchable resistor bank, a gain stage, and a capacitor bank. The resistors and capacitors switched into the circuit determine the cutoff frequency of the low pass filter. The frequency programmability may be obtained using the switchable resistor bank and may be implemented as a... Agent: Sterne, Kessler, Goldstein & Fox P.l.l.c. 06/07/2007 > patent applications in patent subcategories.20070126480 - Circuit and method for peak detection of an analog signal: A fully differential peak detection circuit includes programmable sensitivity and an autozero function. The peak detector has a fully differential charge-coupled analog signal path. The entire analog signal path is autozeroed upon enable and/or in response to sensing a logic zero at the output, where the logic zero follows a... Agent: Freescale Semiconductor, Inc. Law Department 20070126481 - Peak detector: A peak detector is provided. Current switches are utilized and controlled by output of a plurality of error amplifiers respectively, such that charging currents are adjusted for a charge element in response to operations of the current switches respectively. Therefore, the overshooting charge is avoided and the time for charge... Agent: Rabin & Berdo, PC 20070126482 - Highest supply selection circuit: A power supply monitoring circuit that monitors and delivers the highest voltage power supply to an IC system includes a voltage comparator that receives two different power supply voltages, and outputs a first signal to the gate of a first switching transistor connected between a first power supply and an... Agent: Harris Zimmerman Law Offices Of Harris Zimmerman 20070126483 - Gate driver: A gate driver is disclosed. The gate driver includes a plurality of output circuits and a plurality of delay circuits. Each output circuit includes a start-up terminal. An output terminal of each delay circuit is coupled to an input terminal of a next delay circuit. The input terminal of the... Agent: J.c. Patents, Inc. 20070126484 - Fractional-n frequency synthesizer: A circuit, with applications to phase-locked loops and frequency synthesis, where a divider circuit shuffles between dividing the output of a voltage-controlled oscillator by N or N+1, where N is an integer, and where a phase frequency detector provides three logic signals to a charge pump so that one of... Agent: Schwegman, Lundberg, Woessner & Kluth, P.A. 20070126485 - Voltage-controlled oscillator: To provide a provide a voltage-controlled oscillator capable of controlling the threshold voltage of a MOS transistor independently of a temperature compensation control signal and an external voltage frequency control signal while securing linearity and downsizing the oscillator size without reducing the variable range of frequency, the voltage-controlled oscillator includes... Agent: Mcdermott Will & Emery LLP 20070126486 - Multi-threshold cmos latch circuit: Provided is a multi-threshold complementary metal oxide semiconductor (MTCMOS) latch circuit including: a data inverting circuit for inverting and outputting input data under the control of a sleep control signal; a transmission gate for transferring the data signal output from the data inverting circuit under the control of a clock... Agent: Ladas & Parry LLP 20070126487 - Strobe technique for recovering a clock in a digital signal: A method and apparatus is provided to recover clock information embedded in a digital signal such as a data signal. A set of strobe pulses can be generated by routing an edge generator to a delay elements with incrementally increasing delay values. A set of latches triggered by incrementally delayed... Agent: Teradyne, Inc. C/o Foley & Larder, LLP 20070126489 - Average time extraction circuit for eliminating clock skew: A method involving: detecting a first signal characterized by a periodically occurring first event; detecting a second signal characterized by a periodically occurring second event; and based on both the detected first and second signals, generating a third signal characterized by a periodically occurring third event, wherein generating the third... Agent: Wilmer Cutler Pickering Hale And Dorr LLP 20070126490 - Average time extraction circuit for eliminating clock skew: A method and apparatus for receiving a first signal characterized by a periodically occurring first event; receiving a second signal characterized by a periodically occurring second event; delaying the first signal by a controllable amount of delay to generate a third signal characterized by a periodically occurring third event; and... Agent: Wilmer Cutler Pickering Hale And Dorr LLP 20070126488 - Triggering events at fractions of a clock cycle: Generally, the embodiments presented are directed to circuits and methods for triggering an event at a fraction of a clock cycle. A triggering circuit can comprise two or more input circuits that output an event signal. The event signal is received by one of two or more delay circuits that... Agent: Agilent Technologies Inc. 20070126491 - Cmos mixer for use in direct conversion receiver: Provided is a mixer for use in a direct conversion receiver. The mixer includes Field Effect Transistors (FETs), a current source (IBias), two load resistors (RLoad), another FET, and two inductors L1 and L2. The FET M21 constitutes a current bleeding circuitry and the other components except for the two... Agent: Dilworth & Barrese, LLP 20070126492 - High power, high frequency switch circuits using strings of power transistors: High power, high frequency switches include a transmission line having at least three portions that are serially coupled between an input port and an output port to define at least two nodes and to carry a high power, high frequency signal between the input port and the output port. First... Agent: Myers Bigel Sibley & Sajovec 20070126494 - Charge pump having shunt diode for improved operating efficiency: The ramp up time of a change pump is decreased by providing shunt capacitors connecting nodes of the serially connected stages to the output terminal of the charge pump, thereby reducing the impedance of the charge pump and decreasing ramp up time.... Agent: Beyer Weaver LLP 20070126493 - Low power high side current monitor which operates at high voltages and method therefor: A low power high side current monitor has an input terminal and a load terminal. A current sensing element is coupled to the input terminal and the load terminal. A first resistor is coupled to the input terminal. A first pair of transistors is coupled together and to the first... Agent: Weiss & Moy PC 20070126495 - Precision reversed bandgap voltage reference circuits and method: A circuit producing a reversed bandgap reference voltage circuit VRBG includes first and second resistors coupled as a voltage divider between ground and a first conductor, a base of a first transistor being coupled to the voltage divider to produce a first voltage VBE1(1+1/M) between the first conductor and ground,... Agent: Texas Instruments Incorporated 20070126496 - Semiconductor integrated circuit: A semiconductor integrated circuit is provided with a signal processing circuit which operates based on a first reference voltage and processes a voice signal, an output amplifier which amplifiers the voice signal, and a pair of BTL output-type output amplifiers which operates based on a second voltage, amplifies the voice... Agent: Stevens, Davis, Miller & Mosher, LLP 20070126497 - Method and apparatus for programming one or more programmable components of a bootstrap circuit: In one embodiment, an indication of a frequency of a PWM input signal is received, with the PWM input signal being generated for the purpose of controlling a drive circuit. In response to the indication of the frequency of the PWM input signal, one or more outputs for programming one... Agent: Agilent Technologies Inc. Previous industry: Electronic digital logic circuitryNext industry: Demodulators ###### RSS FEED for 20081009: Integrate FreshPatents.com into your RSS reader/aggregator or website to track weekly updates. For more info, read this article. ###### Thank you for viewing Miscellaneous active electrical nonlinear devices, circuits, and systems patents on the FreshPatents.com website. These are patent applications which have been filed in the United States. There are a variety ways to browse Miscellaneous active electrical nonlinear devices, circuits, and systems patent applications on our website including browsing by date, agent, inventor, and industry. If you are interested in receiving occasional emails regarding Miscellaneous active electrical nonlinear devices, circuits, and systems patents we recommend signing up for free keyword monitoring by email. ### FreshPatents.com Support Results in 2.52373 seconds |