| Methods to form electronic devices and methods to form a material over a semiconductive substrate -> Monitor Keywords |
|
|
 
Methods to form electronic devices and methods to form a material over a semiconductive substrateRelated Patent Categories: Semiconductor Device Manufacturing: Process, Coating Of Substrate Containing Semiconductor Region Or Of Semiconductor SubstrateMethods to form electronic devices and methods to form a material over a semiconductive substrate description/claimsThe Patent Description & Claims data below is from USPTO Patent Application 20060094252, Methods to form electronic devices and methods to form a material over a semiconductive substrate. Brief Patent Description - Full Patent Description - Patent Application Claims
TECHNICAL FIELD [0001] This invention relates to methods to form electronic devices, for example capacitors, antifuses, transistor gate and other constructions, and to methods to form a material over a semiconductive substrate. BACKGROUND OF THE INVENTION [0002] As the density of DRAM cells increases, there is a continuing challenge to maintain sufficiently high storage capacitance despite decreasing cell area. Additionally, there is a continuing goal to further decrease cell area. One principal way of increasing cell capacitance is through cell structure techniques. Such techniques include three-dimensional cell capacitors, such as trenched or stacked capacitors. Yet as feature sizes continue to become smaller and smaller, development of improved materials for cell dielectrics as well as the cell design and structure become important. The feature size of higher density DRAMS, for example 256 Mb, will be on the order of 0.25 micron and less. Such overall reduction in cell size drives the thickness of the capacitor dielectric layer to smaller values, and conventional capacitor dielectric materials such as SiO.sub.2 and Si.sub.3N.sub.4 might become unsuitable. However it would be desirable to utilize silicon oxides and nitrides in spite of the reduced thicknesses due to the ease of use and available thorough understanding to integrate these materials in DRAM process flows. Yet processing associated with chemical vapor deposition of thin silicon nitride films in certain environments has also created other problems not directly associated with the capacitors. [0003] For example, one prior art technique is the fabrication of stacked capacitors in a container shape within a borophosphosilicate glass layer (BPSG) to form the storage capacitors in DRAM circuitry. Here, a container opening is formed in a planarized layer of BPSG over a desired node location, typically in the form of a conductive polysilicon plug. The conductive electrode material is deposited to less than completely fill the opening, and then is typically chemical-mechanically polished back to provide a storage node electrode inside of the BPSG opening in the shape of a cup or container. Capacitor dielectric material is then provided over the storage node container, followed by deposition of a conductive cell plate layer which is subsequently patterned. [0004] As circuitry integration and density increases, the corresponding dimensions and thicknesses of the various components also decreases. A typical capacitor dielectric layer in the above construction comprises a silicon dioxide/silicon nitride/silicon dioxide composite (ONO). The first oxide layer formed over the storage node electrode is typically native oxide formed by exposure of the exposed storage node material to ambient air. Silicon nitride is next chemical vapor deposited, for example utilizing a silicon hydride such as dichlorosilane and ammonia. Typical deposition conditions are at sub-Torr pressures and temperatures at or above 680.degree. C., more typically above 700.degree. C. The deposition process and the very thin nature of the typically deposited silicon nitride layer results in pin holes or other defects in the deposited layer. This is typically cured by a dense re-oxidation process which forms the outer silicon dioxide layer of the ONO construction. The prior art re-oxidation conditions for forming this outer oxide layer are conducted wet or dry at a temperature of from 800.degree. C. to 950.degree. C. at atmospheric pressure for from 5 to 30 minutes. Subsequently, a conductive cell plate layer is deposited and patterned over the ONO dielectric layer(s). [0005] However as the nitride thickness of the ONO construction over the storage node electrode fell to below 80 Angstroms, it was discovered that the underlying bulk silicon substrate was oxidizing to the point of circuit destruction. BPSG is known to be extremely diffusive to oxidizing components during the above-described re-oxidation conditions. Silicon nitride, on the other hand, is known to form a good barrier layer to diffusion of such oxidizing gases under such conditions. Yet, the silicon nitride deposited over the BPSG in conjunction with the capacitor dielectric layer formation was apparently inadequate in shielding oxidation of substrate material underlying the BPSG when the deposited silicon nitride layer thickness for the capacitors fell below 80 Angstroms. [0006] The invention was principally motivated with respect to overcoming this problem to enable silicon nitride to continue to be utilized as a capacitor dielectric layer where its thickness fell to below 80 Angstroms in deposition also occurring over a doped oxide layer, such as BPSG. SUMMARY OF THE INVENTION [0007] The invention comprises forming electronic devices, such as capacitors, antifuses, transistor gate and other constructions, and to methods of forming a material over a semiconductive substrate. In but one implementation, a first electrode and a doped oxide layer laterally proximate thereof are provided over a substrate. A silicon nitride layer is formed over both the doped oxide layer and the first electrode to a thickness of no greater than 80 Angstroms over at least the first electrode by low pressure chemical vapor deposition using feed gases comprising a silicon hydride, H.sub.2 and ammonia. The substrate with silicon nitride layer is exposed to oxidizing conditions comprising at least 700.degree. C. to form a silicon dioxide layer over the silicon nitride layer, with the thickness of silicon nitride over the doped oxide layer being sufficient to shield oxidizable substrate material beneath the doped oxide layer from oxidizing during the exposing. A second electrode is formed over the silicon dioxide layer and the first electrode. [0008] In one implementation, the chemical vapor depositing comprises feed gases of a silicon hydride and ammonia, with the depositing comprising increasing internal reactor temperature from below 500.degree. C. to a maximum deposition temperature above 600.degree. C. and starting feed of the silicon hydride into the reactor at a temperature less than or equal to 600.degree. C. In one implementation the depositing comprises increasing internal reactor temperature from below 500.degree. C. to a maximum deposition temperature above 600.degree. C. using a temperature ramp rate of at least 500.degree. C./minute from at least 500.degree. C. to at least 600.degree. C. In preferred implementations, the substrate is rotating during deposition, with the depositing comprising increasing internal reactor temperature from below 500.degree. C. to a maximum deposition temperature above 600.degree. C. and starting the substrate to rotate prior to reaching the maximum deposition temperature. In one implementation, rotation rate of the substrate is reduced upon substantially ceasing flow of at least one reactant gas to the reactor. In one implementation, rotation rate of the substrate is reduced within 1 minute of substantially ceasing flow of the at least one reactant gas to the reactor. [0009] In one implementation, an inert cooling gas is flowed through a chemical vapor deposition reactor to cool a substrate and deposited material after the deposition. [0010] In one implementation, a doped oxide layer is provided over a substrate. The doped oxide layer is chemical-mechanical polished. After the chemical-mechanical polishing, the doped oxide layer is caused to flow in a process comprising at least two steps. A prior in time of the steps comprises an inert atmosphere at a temperature of at least about 700.degree. C. A later in time of the steps comprises an ammonia comprising atmosphere at a temperature of at least about 700.degree. C. and forms a silicon nitride layer over the doped oxide layer. [0011] Other aspects and implementations are described below. BRIEF DESCRIPTION OF THE DRAWINGS [0012] Preferred embodiments of the invention are described below with reference to the following accompanying drawings. [0013] FIG. 1 is a diagrammatic view of a semiconductor wafer fragment at one processing step in accordance with the invention. [0014] FIG. 2 is a view of the FIG. 1 wafer at a processing step subsequent to that depicted by FIG. 1. [0015] FIG. 3 is a view of the FIG. 1 wafer at a processing step subsequent to that depicted by FIG. 2. [0016] FIG. 4 is a view of the FIG. 1 wafer at a processing step subsequent to that depicted by FIG. 3. [0017] FIG. 5 is a view of the FIG. 1 wafer at a processing step subsequent to that depicted by FIG. 4. [0018] FIG. 6 is a diagrammatic depiction of a hot wall, vertical chemical vapor deposition reactor usable in a process in accordance with the invention. DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS [0019] This disclosure of the invention is submitted in furtherance of the constitutional purposes of the U.S. Patent Laws to promote the progress of science and useful arts' (Article 1, Section 8). Continue reading about Methods to form electronic devices and methods to form a material over a semiconductive substrate... Full patent description for Methods to form electronic devices and methods to form a material over a semiconductive substrate Brief Patent Description - Full Patent Description - Patent Application Claims Click on the above for other options relating to this Methods to form electronic devices and methods to form a material over a semiconductive substrate patent application. ###  How KEYWORD MONITOR works... a FREE service from FreshPatents1. Sign up (takes 30 seconds). 2. Fill in the keywords to be monitored. 3. Each week you receive an email with patent applications related to your keywords. Start now! - Receive info on patent apps like Methods to form electronic devices and methods to form a material over a semiconductive substrate or other areas of interest. ### Previous Patent Application: Method of oxidizing member to be treated Next Patent Application: Multi-layer film stack for extinction of substrate reflections during patterning Industry Class: Semiconductor device manufacturing: process ### FreshPatents.com Support Thank you for viewing the Methods to form electronic devices and methods to form a material over a semiconductive substrate patent info. IP-related news and info Results in 0.12425 seconds Other interesting Feshpatents.com categories: Qualcomm , Schering-Plough , Schlumberger , Seagate , Siemens , Texas Instruments , 174 |
 * Protect your Inventions * US Patent Office filing 
PATENT INFO |
|
