| Method to improve palanarity of electroplated copper -> Monitor Keywords |
|
|
 
Method to improve palanarity of electroplated copperRelated Patent Categories: Semiconductor Device Manufacturing: Process, Coating With Electrically Or Thermally Conductive Material, To Form Ohmic Contact To Semiconductive Material, Contacting Multiple Semiconductive Regions (i.e., Interconnects), Multiple Metal Levels, Separated By Insulating Layer (i.e., Multiple Level Metallization), With Formation Of Opening (i.e., Viahole) In Insulative Layer, Having Viaholes Of Diverse WidthMethod to improve palanarity of electroplated copper description/claimsThe Patent Description & Claims data below is from USPTO Patent Application 20060189127, Method to improve palanarity of electroplated copper. Brief Patent Description - Full Patent Description - Patent Application Claims
RELATED APPLICATIONS [0001] This application is a divisional of U.S. application Ser. No. 10/763,306 filed Jan. 23, 2004 entitled, "Method to Improve of Electroplated Copper". FIELD OF THE INVENTION [0002] The invention relates to the general field of integrated circuits with particular reference to filling trenches with metal. BACKGROUND OF THE INVENTION [0003] With the introduction of the damascene process, the formation of wires by filling trenches has become routine. Additionally, particularly for the case of copper-filled trenches, the method of choice for depositing the metal has been electroplating. However, as trenches have become narrower and narrower, it has become necessary to employ a range of additives that need to be included in the plating solution to give the best filling results. The technology involved is further complicated by the fact that the effects of these multiple additives are often interactive. [0004] We can identify three broad additive types: [0005] Accelerators serve to increase the deposition rate during electroplating. They are usually small organic molecules containing a polar sulfur, oxygen, or nitrogen functional group. In addition to increasing the deposition-rate, they promote denser nucleation which leads to the growth of films having a finer grain structure. Accelerators are usually present in the plating bath at a low concentration level (1-25 ppm). [0006] Suppressors are additives that reduce the plating rate and are usually present in the plating bath at higher concentrations (200-2,000 ppm), so that their concentration at the interface is not strongly dependent on their rate of mass transfer or diffusion to the wafer surface. They are generally polymeric surfactants with high molecular weight such as polyethylene glycol (PEG). The suppressor molecules slow down the deposition rate by adsorbing on the wafer surface where they form a diffusion barrier. [0007] Levelers are additives whose purpose is to reduce surface roughness. They are similar to suppressors in that they reduce deposition rate. However, they are present in very small concentrations (<25 ppm) so their blocking effects at the surface are highly localized. The net effect is that they selectively reduce deposition on the high spots thereby giving the low spots a chance to `catch up`. [0008] It has been known for some time that narrow trenches (typically having widths less than about 1 microns) tend to fill more rapidly than wide trenches (typically having widths greater than about 2 microns). This results in problems of the type schematically illustrated in FIG. 1. Seen there, in cross-section, is a portion of a substrate (typically a silicon wafer) 11 in whose upper surface several narrow trenches 12 and one wide trench 13 have been formed. After electro-deposition of metal layer 14 the latter is found to have the profile shown, i.e. it locally thicker over the narrow trenches and locally thinner over the wide trench. [0009] The general approach that the prior art has taken to dealing with this problem has been to try to balance the concentrations of the various additives so as to find a single formulation that works well for both narrow and wide trenches simultaneously. As will be shown, the present invention has abandoned this approach in favor of a two-step plating method. [0010] A routine search of the prior art was performed with the following references of interest being found: [0011] In U.S. Pat. No. 6,346,479 B1, Woo et al. show an electroplating process of first filling holes using an electroplating process that has been optimized for conformal coating followed by a second electroplating step that has been optimized for non-conformal coating. Trench width is not explicitly taught as a criterion for determining which solution to use where. [0012] Chen et al., in U.S. Pat. No. 6,207,222 B1, show multi-step plating to fill a Cu dual damascene opening while U.S. Pat. No. 6,140,241 (Shue et al.), U.S. Pat. No. 6,136,707 (Cohen), and U.S. Pat. No. 5,814,557 (Venkatranman) all show related plating processes. SUMMARY OF THE INVENTION [0013] It has been an object of at least one embodiment of the present invention to provide a process for filling trenches in a substrate by depositing a metal layer through electroplating. [0014] Another object of at least one embodiment of the present invention has been that said trenches have at least two different widths. [0015] Still another object of at least one embodiment of the present invention has been that, at the conclusion of said process, said metal layer has a planar surface. [0016] These objects have been achieved by performing the electro-deposition in two steps. The plating bath used during the first step, is optimized for filling narrow trenches while the plating bath used during the second step, is optimized for filling wide trenches. The net result is a final layer having a planar surface, with all trenches being properly filled. DESCRIPTION OF THE DRAWINGS [0017] FIG. 1 illustrates a problem associated with filling, through electroplating, a surface that contains trenches whose widths vary over a wide range. [0018] FIG. 2 is a plot of deposition rate vs. concentration for two different accelerator additives. [0019] FIG. 3 is a schematic cross-section through a substrate part way through the process of the present invention. Continue reading about Method to improve palanarity of electroplated copper... Full patent description for Method to improve palanarity of electroplated copper Brief Patent Description - Full Patent Description - Patent Application Claims Click on the above for other options relating to this Method to improve palanarity of electroplated copper patent application. ###  How KEYWORD MONITOR works... a FREE service from FreshPatents1. Sign up (takes 30 seconds). 2. Fill in the keywords to be monitored. 3. Each week you receive an email with patent applications related to your keywords. Start now! - Receive info on patent apps like Method to improve palanarity of electroplated copper or other areas of interest. ### Previous Patent Application: Method of forming semiconductor device having epitaxial contact plug connecting stacked transistors Next Patent Application: Method of forming a conductive line and a method of forming a conductive contact adjacent to and insulated from a conductive line Industry Class: Semiconductor device manufacturing: process ### FreshPatents.com Support Thank you for viewing the Method to improve palanarity of electroplated copper patent info. IP-related news and info Results in 0.34929 seconds Other interesting Feshpatents.com categories: Medical: Surgery , Surgery(2) , Surgery(3) , Drug , Drug(2) , Prosthesis , Dentistry 174 |
 * Protect your Inventions * US Patent Office filing 
PATENT INFO |
|
