| Method of packing-based macro placement and semiconductor chip using the same -> Monitor Keywords |
|
|
  Method of packing-based macro placement and semiconductor chip using the sameUSPTO Application #: 20070157146Title: Method of packing-based macro placement and semiconductor chip using the same Abstract: A multi-packing tree (MPT) macro placer. The MPT macro placer comprises reading input files in a LEF/DEF format, creating a k-level binary multi-packing tree comprising k branch nodes each corresponding to one level and k+1 packing sub-trees each corresponding to one of the nodes and comprising a group of macros, optimizing the multi-packing tree according to a packing result thereof, and generating output files in a DEF format. (end of abstract) USPTO Applicaton #: 20070157146 - Class: 716 10 (USPTO)
Click on the above for other options relating to this Method of packing-based macro placement and semiconductor chip using the same patent application. ###  How KEYWORD MONITOR works... a FREE service from FreshPatents1. Sign up (takes 30 seconds). 2. Fill in the keywords to be monitored. 3. Each week you receive an email with patent applications related to your keywords. Start now! - Receive info on patent apps like Method of packing-based macro placement and semiconductor chip using the same or other areas of interest. ### Previous Patent Application: Library test circuit and library test method Next Patent Application: Base project resource management and application synthesis Industry Class: Data processing: design and analysis of circuit or semiconductor mask ### FreshPatents.com Support Thank you for viewing the Method of packing-based macro placement and semiconductor chip using the same patent info. IP-related news and info Results in 0.01274 seconds Other interesting Feshpatents.com categories: Computers: Graphics , I/O , Processors , Dyn. Storage , Static Storage , Printers |
|||
