| Method of manufacturing nonvolatile memory cell -> Monitor Keywords |
|
|
  Method of manufacturing nonvolatile memory cellRelated Patent Categories: Semiconductor Device Manufacturing: Process, Making Field Effect Device Having Pair Of Active Regions Separated By Gate Structure By Formation Or Alteration Of Semiconductive Active Regions, Having Insulated Gate (e.g., Igfet, Misfet, Mosfet, Etc.), Having Additional Gate Electrode Surrounded By Dielectric (i.e., Floating Gate), Tunneling InsulatorThe Patent Description & Claims data below is from USPTO Patent Application 20050202633. Brief Patent Description - Full Patent Description - Patent Application Claims
BACKGROUND OF THE INVENTION [0001] 1. Field Of the Invention [0002] The invention relates generally to a method of manufacturing a nonvolatile memory cell, and more particularly to, a method of manufacturing a nonvolatile memory cell capable of enhancing a retention characteristic of the nonvolatile memory using selective oxidation. [0003] 2. Description of the Prior Art [0004] Semiconductor memory device can be classified into RAM (random access memory) products such as DRAM (dynamic random access memory) and SRAM (static random access memory), and ROM (read only memory). RAM is volatile since the data in RAM is lost in time but ROM is nonvolatile since the data in ROM is not lost. Also, the input/output speed of data in RAM is fast but the input/output speed of data in ROM is low. This ROM product family may include ROM, PROM (programmable ROM), EPROM (erasable programmable ROM) and EEPROM (electrically erasable programmable read-only memory). Among them, a demand for EEPROM from which data is electrically programmable and erasable has been increased. The EEPROM or a flash EEPROM has a stack type gate structure in which a floating gate electrode and a control gate electrode are stacked. [0005] The memory cell of the stack type gate structure programs/erases data by means of Fowler-Nordheim (F-N) tunneling and has a tunnel oxide film, a floating gate electrode, a dielectric film and a control gate electrode stacked on a semiconductor substrate. The gate electrodes have a stack structure in which a polysilicon layer into which an impurity having a strong heat-Resistance is doped or a polysilicon layer and a tungsten silicide (WSix) are stacked. [0006] Generally, after the gate electrodes are formed, a high temperature annealing process for compensating for etching damage generated when a pattern of the gate electrode is formed is performed. At this time, however, there occurs a GGO (graded gate oxide) phenomenon in which a silicon substrate at an edge portion of the tunnel oxide film is oxidized/grown due to the annealing process. The GGO phenomenon is generated between the floating gate electrode and the semiconductor substrate to keep them by a given distance, thus solving a retention problem that is most important in the nonvolatile memory. [0007] There was proposed "In-situ barrier formation for high reliable W/barrier/poly-Si gate using denudation of WNx on polycrystalline Si, LG, SEMICONDUCTOR CO. LTD., issued by Byung-Hak Lee etc. (IEEE, 1998). This paper proposes a resistance variation ratio to the width of the gate electrode formed of tungsten silicide (WSix) or tungsten (W). [0008] Seeing a characteristic graph relating to the resistance variation ratio to the width of the gate electrode shown in .this paper, if the width of the gate electrode is reduced to below 0.2 .mu.m, the resistance of the gate electrode formed of tungsten suicide (WSix) is abruptly increased while the resistance of the gate electrode formed of tungsten (W) is almost constant with no regard to reduced width. In other words, as the wired of the gate electrode formed of tungsten silicide (WSix) is reduced to below 0.2 mL, the resistance is abruptly increased while the resistance of the gate electrode formed of tungsten (W) is almost constant with no regard to reduced width. [0009] Therefore, when the gate electrode is formed of tungsten silicide (WSix), there is a problem that a RC delay time is delayed since the resistance is increased as the memory cell is higher integrated. Due to this, there is a need for a method for forming a gate electrode using tungsten (W) in order to implement higher integrated memory cell. [0010] However, tungsten (W) is abnormally oxidized since it easily reacts with oxygen at a high temperature. Therefore, there occurs a problem that an upper surface characteristic of the gate electrode is degraded since tungsten (W) is abnormally oxidized at a high temperature annealing process. [0011] Recently, in order to solve this problem, there has been proposed a selective oxidation process instead of the high temperature annealing process. Though the selective oxidation process can prevent abnormal oxidization of tungsten (W), it does not sufficiently oxidize the upper surface of the semiconductor substrate at an edge portion of the tunnel oxide film. Thus, there is a problem that it does not solve a retention problem of the nonvolatile memory cell. [0012] Therefore, there is a need for a method capable of solving a retention problem in a nonvolatile memory cell when a gate electrode is formed using tungsten (W). SUMMARY OF THE INVENTION [0013] It is therefore an object of the present invention to provide a method of manufacturing a nonvolatile memory cell capable of solving a high temperature annealing problem occurring when a gate electrode is used, in a way that the gate electrode is formed using tungsten (W) in order to implement integration of the nonvolatile memory cell. [0014] In order to accomplish the above object, a method of manufacturing a nonvolatile memory cell according to the present invention, is characterized in that it comprises the steps of forming a tunnel oxide film, a floating gate electrode, a dielectric film and a control gate electrode on a semiconductor substrate; forming source and drain region by means of source/drain ion implantation process; forming an oxide layer on the source and drain region by means of selective oxidization process; and forming spacers on both sides of the floating gate electrode and the control gate electrode. [0015] Also, a method of manufacturing a nonvolatile memory cell according to the present invention, is characterized in that it comprises the steps of sequentially forming a tunnel oxide film, a first polysilicon layer, a dielectric film, a second polysilicon layer, a tungsten layer and a hard mask layer a semiconductor substrate; etching the hard mask layer, the tungsten layer, the second polysilicon layer and the dielectric film in one direction to form a control gate electrode; performing a first selective oxidization process to form a first oxide layer on both sides of the second polysilicon layer and the dielectric film; forming a first spacer on both sides of the control gate electrode; etching the first polysilicon layer and the tunnel oxide film to form a floating gate electrode; performing source/drain ion implantation process to form a source and drain region; performing a selective oxidization process to form a second oxide film on the source and drain region; and forming a second spacer on both sides of the floating gate electrode and the control gate electrode. BRIEF DESCRIPTION OF THE DRAWINGS [0016] The aforementioned aspects and other features of the present invention will be explained in the following description, taken in conjunction with the accompanying drawings, wherein: [0017] FIG. 1 is a plan view of a nonvolatile memory cell according to first and second embodiments of the present invention; [0018] FIG. 2 is a cross-sectional view of the nonvolatile memory cell taken along lines `X1-X1` in FIG. 1 according to the first embodiment of the present invention; [0019] FIG. 3 is a cross-sectional view of the nonvolatile memory cell taken along lines `X2-X2` in FIG. 1 according to the first embodiment of the present invention; [0020] FIGS. 4A.about.9A and FIGS. 10.about.12 are cross-sectional views for explaining a process of manufacturing the nonvolatile memory cell shown in FIG. 2; [0021] FIGS. 4B.about.9B are cross-sectional views for explaining a process of manufacturing of the nonvolatile memory cell shown in FIG. 3; Continue reading... Full patent description for Method of manufacturing nonvolatile memory cell Brief Patent Description - Full Patent Description - Patent Application Claims Click on the above for other options relating to this Method of manufacturing nonvolatile memory cell patent application. ###  How KEYWORD MONITOR works... a FREE service from FreshPatents1. Sign up (takes 30 seconds). 2. Fill in the keywords to be monitored. 3. Each week you receive an email with patent applications related to your keywords. Start now! - Receive info on patent apps like Method of manufacturing nonvolatile memory cell or other areas of interest. ### Previous Patent Application: Poly-etching method for split gate flash memory cell Next Patent Application: Method for fabricating vertical transistor Industry Class: Semiconductor device manufacturing: process ### FreshPatents.com Support Thank you for viewing the Method of manufacturing nonvolatile memory cell patent info. IP-related news and info Results in 0.89275 seconds Other interesting Feshpatents.com categories: Daimler Chrysler , DirecTV , Exxonmobil Chemical Company , Goodyear , Intel , Kyocera Wireless , |
||
