Method of manufacturing multilayer wiring substrate, and multilayer wiring substrate -> Monitor Keywords
Fresh Patents
Monitor Patents Patent Organizer File a Provisional Patent Browse Inventors Browse Industry Browse Agents Browse Locations
site info Site News  |  monitor Monitor Keywords  |  monitor archive Monitor Archive  |  organizer Organizer  |  account info Account Info  |  
12/20/07 - USPTO Class 438 |  10 views | #20070293038 | Prev - Next | About this Page  438 rss/xml feed  monitor keywords

Method of manufacturing multilayer wiring substrate, and multilayer wiring substrate

USPTO Application #: 20070293038
Title: Method of manufacturing multilayer wiring substrate, and multilayer wiring substrate
Abstract: The present invention provides a method of manufacturing a multilayer wiring substrate, which can preserve the dimensional stability of a conductor pattern at a fine pitch, solve the restriction on a process from the viewpoint of material selection, and further reduce a manufacturing cost, and a multilayer wiring substrate. A second wiring substrate formed on a supporting sheet made of metal and an adhesive layer are partially stacked on a predetermined region of a first wiring substrate by using the supporting sheet. After the lamination of the second wiring substrate, the supporting sheet is finally etched and removed. The second wiring substrate is stacked only on the portion required to be multilayered on the first wiring substrate to thereby reduce the amount of the construction material of the second wiring substrate. (end of abstract)



Agent: Robert J. Depke Lewis T. Steadman - Chicago, IL, US
Inventors: Hiroshi Asami, Hidetoshi Kusano, Yuji Nishitani, Ken Orui
USPTO Applicaton #: 20070293038 - Class: 438624000 (USPTO)

Related Patent Categories: Semiconductor Device Manufacturing: Process, Coating With Electrically Or Thermally Conductive Material, To Form Ohmic Contact To Semiconductive Material, Contacting Multiple Semiconductive Regions (i.e., Interconnects), Multiple Metal Levels, Separated By Insulating Layer (i.e., Multiple Level Metallization), Separating Insulating Layer Is Laminate Or Composite Of Plural Insulating Materials

Method of manufacturing multilayer wiring substrate, and multilayer wiring substrate description/claims


The Patent Description & Claims data below is from USPTO Patent Application 20070293038, Method of manufacturing multilayer wiring substrate, and multilayer wiring substrate.

Brief Patent Description - Full Patent Description - Patent Application Claims
  monitor keywords

Continue reading about Method of manufacturing multilayer wiring substrate, and multilayer wiring substrate...
Full patent description for Method of manufacturing multilayer wiring substrate, and multilayer wiring substrate

Brief Patent Description - Full Patent Description - Patent Application Claims

Click on the above for other options relating to this Method of manufacturing multilayer wiring substrate, and multilayer wiring substrate patent application.
###
monitor keywords

How KEYWORD MONITOR works... a FREE service from FreshPatents
1. Sign up (takes 30 seconds). 2. Fill in the keywords to be monitored.
3. Each week you receive an email with patent applications related to your keywords.  
Start now! - Receive info on patent apps like Method of manufacturing multilayer wiring substrate, and multilayer wiring substrate or other areas of interest.
###


Previous Patent Application:
Top layers of metal for high performance ic's
Next Patent Application:
Combined copper plating method to improve gap fill
Industry Class:
Semiconductor device manufacturing: process

###

FreshPatents.com Support
Thank you for viewing the Method of manufacturing multilayer wiring substrate, and multilayer wiring substrate patent info.
IP-related news and info


Results in 0.34368 seconds


Other interesting Feshpatents.com categories:
Novartis , Pfizer , Philips , Polaroid , Procter & Gamble , 174
filepatents (1K)

* Protect your Inventions
* US Patent Office filing
patentexpress PATENT INFO