| Method for changing physical layout data using virtual layer -> Monitor Keywords |
|
|
 
Method for changing physical layout data using virtual layerMethod for changing physical layout data using virtual layer description/claimsThe Patent Description & Claims data below is from USPTO Patent Application 20080046849, Method for changing physical layout data using virtual layer. Brief Patent Description - Full Patent Description - Patent Application Claims
[0001]The present application claims priority under 35 U.S.C. 119 to Korean Patent Application No. 10-2006-0077193, filed on Aug. 16, 2006, which is hereby incorporated by reference in its entirety. BACKGROUND [0002]To efficiently use fab resources and to increase productivity, physical layout data (for example, physical library or GDSII data) from a specific fab may be made available to a different fab to allow both fabs to produce the same products. This not only increases productivity but also increases the efficiency of utilization of existing fab resources. [0003]A layer map file is used when physical layout data is transferred. If new layers are required in a fab into which the physical layout data is transferred, the layers must be generated. For example, an artisan library introduced in fab A for 0.18 nm processes is transferred to an existing fab B for 0.18nm processes, so that products can be manufactured in both fabs, thereby increasing the efficiency of use of the fab resources. If fab B uses two layers including an N active layer and a P active layer, and fab A uses one common active layer, new layers (e.g. an N active layer and a P active layer) must be generated if there are N and P implant layers surrounding a common active layer. [0004]A method for transferring physical layout data uses a Manufacturing Electronic Beam Exposure System (MEBES) to generate such new layers (e.g. N and P active layers) when creating mask data and allows physical layout data to be transferred from fab A to fab B. [0005]However, a method may not generate new layers suitable for fab B since, in the design flow, a Logic Versus Schematic/Design Rule Check (LVS/DRC) is performed before mask data is created. Therefore, even though the fab B is used, physical verification may be performed using the LVS/DRC for fab A, thereby causing heterogeneity between the LVS/DRCs for the two fabs. Thus, when physical layout data is verified, the reliability of the verification may not be ensured. SUMMARY [0006]Embodiments relate to a method for changing physical layout data using a virtual layer, wherein a virtual layer is generated by software prior to physical verification when physical layout data is changed, which makes it possible to use a Logic Versus Schematic/Design Rule Check (LVS/DRC) suitable for a fab (which is short for a fabrication or a fabrication facility) in which actual processes are to be carried out, thereby achieving reliable physical verification. [0007]Embodiments relate to a method for changing physical layout data using a virtual layer, which may maximize reliability of verification of a physical layout. Embodiments relate to a method for changing physical layout data using a virtual layer, wherein a virtual layer is generated by software prior to physical verification when physical layout data is changed, which makes it possible to use a Logic Versus Schematic/Design Rule Check (LVS/DRC) suitable for a fab in which actual processes are to be carried out, thereby achieving reliable physical verification. [0008]Embodiments relate to a method for changing physical layout data using a virtual layer which may include at least one of the following steps: Coding a target design and synthesizing logic for the coded target design. Generating a virtual layer. Placing logic blocks at corresponding positions and routing the logic blocks for connection to execution elements. Extracting wiring resistance or capacitance values and performing a timing check and a crosstalk analysis for physical implementation. Checking whether interconnections and wirings of transistors match a predetermined circuit and checking whether wiring spaces and gate lengths comply with preset specifications. Producing a mask based on the virtual layer. [0009]In embodiments, a method for changing physical layout data using a virtual layer in standard logic cells may include at least one of the following steps: Determining whether N and P active layer names are present. If N and P active layer names are present, determining whether a top cell has a hierarchy. If the top cell has a hierarchy, creating a lower cell list. Generating an N active virtual layer and a P active virtual layer in a lower cell. Deleting an existing common active layer from the lower cell. Determining whether a current cell is a last in the lower cell list. If the current cell is the last in the lower cell list, generating an N active virtual layer and a P active virtual layer in the top cell. Deleting an existing common active layer from the top cell. [0010]In embodiments, a method for changing physical layout data using a virtual layer in I/O pad cells may include at least one of the following steps: Determining whether N and P active layer names are present. If N and P active layer names are present, determining whether a top cell has a hierarchy. If the top cell has a hierarchy, temporarily flattening lower cells of the top cell. Generating an N active virtual layer and a P active virtual layer in the flattened top cell. Deleting an existing common active layer from the flattened top cell and generating a new instance cell. Canceling the temporary flattening of the top cell. Instantiating the instance cell in the top cell. DRAWINGS [0011]Example FIGS. 1A and 1B illustrate an original layout before it is changed using a Cadence SKILL program according to embodiments and a layout after it is changed using the Cadence SKILL program, respectively. [0012]Example FIGS. 2A and 2B illustrate problems that may occur when an algorithm for standard logic is applied to I/O pad cells. [0013]Example FIG. 3 is a flow chart illustrating a procedure for changing physical layout data using a virtual layer, according to embodiments. [0014]Example FIG. 4 is a flow chart illustrating a method for changing physical layout data using a virtual layer in standard logic cells, according to embodiments. [0015]Example FIG. 5 is a flow chart illustrating a method for changing physical layout data using a virtual layer in I/O pad cells, according to embodiments. DESCRIPTION [0016]Example Table 1 shows part of a Cadence SKILL program for standard logic to implement a virtual layer according to embodiments. TABLE-US-00001 TABLE 1 (defun pghCreateActLayersCell (lib cell oldActLayer nimpLayer pimpLayer newNactLayer newPactLayer) (letStar ((cv (dbOpenCellViewByType lib cell "layout" "maskLayout" "a")) (shapeList cv~>shapes) ;Check existence of layer name ; (if !(existLayer? oldActLayer cv) then ; (pghDialogBox "Active layer name does not exist, Please check again!") ; else (if !(existLayer? newNactLayer cv) then ; (pghDialogBox "N+ Active layer name does not exist, Please check again!") ; else (if !(existLayer? newPactLayer cv) then ; (pghDialogBox "P+ Active layer name does not exist, Please check again!") ; ) ; ) ; ) ; Create new n-active Layer (if (cv~>shapes != nil) then [0017]The Cadence SKILL program may be implemented in two types, one for standard logic and the other for Input/Output (I/O) pads. Example processing methods will be described in detail with reference to FIG. 3. [0018]As shown in example FIGS. 1A and 1B, the original layout includes a common active layer 100, a P implant layer 110, and an N implant layer 120. The Cadence SKILL program, or other high-level interactive programming language, may be used to AND the common active layer 100 and the P implant layer 110 to generate a P active layer 112 shown in example FIG. IB. The Cadence SKILL program, or other high-level interactive programming language, may also be used to AND the common active layer 100 and the N implant layer 120 to generate an N active layer 122 shown in example FIG. 1B. Common active layer 100 is then deleted. [0019]This algorithm may be appropriate for standard logic cells since their hierarchy is simple and their common active layers are present in one level. When this algorithm is performed for I/O pad cells, a number of Design Rule Check (DRC) errors may occur in active layers since their hierarchy is more complex than that of the standard logic cells. A common active layer, an N implant layer, and a P implant layer may be drawn in different levels. Details of these problems will be described below with reference to example FIGS. 2A and 2B. Continue reading about Method for changing physical layout data using virtual layer... Full patent description for Method for changing physical layout data using virtual layer Brief Patent Description - Full Patent Description - Patent Application Claims Click on the above for other options relating to this Method for changing physical layout data using virtual layer patent application. Patent Applications in related categories: 20090293030 - Concurrently modeling delays between points in static timing analysis operation - An apparatus, program product and method perform static timing analysis on an integrated circuit design by concurrently modeling a plurality of timing delays associated with a connection between points in the design. The delays are conveyed in multiple clock signals of a single timing run of a static timing analysis ... 20090293032 - Method and apparatus for circuit design and retiming - Methods and apparatuses to hierarchically retime a circuit. In at least one embodiment of the present invention. a module of a circuit is designed with a plurality of different latencies to have a plurality of different minimum clock periods (e.g., through retiming at the module level). In one example, the ... 20090293031 - Replicating timing data in static timing analysis operation - An apparatus, method and program product create multiple copies of a clock signal, or phase, to analyze timing operations within a single timing run of a static timing analysis operation. At least one path comprising logical user defined delay segments and a timing point may be associated with both a ... 20090293033 - System and method for layout design of integrated circuit - A layout design system is provided with a storage device, a design processor, and an output device. The storage device stores interconnection-routed layout data of an integrated circuit. The design processor detects an interconnection violating a timing constraint based on the interconnection-routed layout data and modifies the interconnection-routed layout data ... 20090293029 - Systematic approach for performing cell replacement in a circuit to meet timing requirements - An improved, systematic approach is provided for automatically determining which cells in a circuit should be replaced to satisfy timing adjustment requirements (TAR's), and automatically replacing the cells with replacement cells to meet the TAR's. With the improved approach, there is a high likelihood that an optimal replacement scheme will ... ###  How KEYWORD MONITOR works... a FREE service from FreshPatents1. Sign up (takes 30 seconds). 2. Fill in the keywords to be monitored. 3. Each week you receive an email with patent applications related to your keywords. Start now! - Receive info on patent apps like Method for changing physical layout data using virtual layer or other areas of interest. ### Previous Patent Application: Method and computer program for static timing analysis with delay de-rating and clock conservatism reduction Next Patent Application: Partitioning electronic circuit designs into simulation-ready blocks Industry Class: Data processing: design and analysis of circuit or semiconductor mask ### FreshPatents.com Support Thank you for viewing the Method for changing physical layout data using virtual layer patent info. IP-related news and info Results in 0.13644 seconds Other interesting Feshpatents.com categories: Electronics: Semiconductor , Audio , Illumination , Connectors , Crypto , 174 |
 * Protect your Inventions * US Patent Office filing 
PATENT INFO |
|
