|Error detection/correction and fault detection/recovery patents - Monitor Patents|
USPTO Class 714 | Browse by Industry: Previous - Next | All
Recent | 13: May | Apr | Mar | Feb | Jan | 12: Dec | Nov | Oct | Sep | Aug | July | June | May | April | Mar | Feb | Jan | 11: Dec | Nov | Oct | Sep | Aug | Jul | Jun | May | Apr | Mar | Feb | Jan | 10: Dec | Nov | Oct | Sep | Aug | Jul | Jun | May | Apr | Mar | Feb | Jan | | 09: Dec | Nov | Oct | Sep | Aug | Jl | Jn | May | Apr | Mar | Fb | Jn | | 2008 | 2007 |
Error detection/correction and fault detection/recoveryBelow are recently published patent applications awaiting approval from the USPTO. Recent week's RSS XML file available below.
Listing for abstract view: USPTO application #, Title, Abstract excerpt,Patent Agent. Listing format for list view: USPTO National Class full category number, title of the patent application. 05/09/2013 > 43 patent applications in 29 patent subcategories.
20130117600 - Memory management in a non-volatile solid state memory device: A computer-implemented method of managing a memory of a non-volatile solid state memory device by balancing write/erase cycles among blocks to level block usage. The method includes monitoring an occurrence of an error during a read operation in a memory unit of the device, where the error is correctable by... Agent: International Business Machines Corporation
20130117601 - Implementing ultra high availability personality card: A method and circuit for implementing an enhanced availability personality card for a chassis computer system, and a design structure on which the subject circuit resides are provided. The personality card includes a first erasable programmable read only memory (EPROM) and a second EPROM, each EPROM storing Vital Product Data... Agent: International Business Machines Corporation
20130117602 - Semiconductor memory device and system having redundancy cells: In one embodiment, the memory device includes a memory cell array having at least a first memory cell group, a second memory cell group and a redundancy memory cell group. The first memory cell group includes a plurality of first memory cells associated with a first data line, the second... Agent:
20130117603 - Method for completing write operations to a raid drive pool with an abnormally slow drive in a timely fashion: The present invention is directed to a method for completing a stripe write operation in a timely fashion to a RAID drive pool which includes an abnormally slow drive. For example, the stripe write operation either completes within a required time interval, or an error is provided to the host/initiator... Agent: Lsi Corporation
20130117604 - Apparatuses and methods for operating a memory device: Subject matter described pertains to apparatuses and methods for operating a memory device.... Agent: Micron Technology, Inc.
20130117605 - Corrective actions based on probabilities: Techniques for taking corrective action based on probabilities are provided. Request messages may include a size of a data packet and a stated issue interval. A probability of taking corrective action based on the size of the data packet, the stated issue interval, and a target issue interval may be... Agent:
20130117606 - Data protection from write failures in nonvolatile memory: A method includes calculating redundancy information over a set of data items, and sending the data items for storage in a memory. The redundancy information is retained only until the data items are written successfully in the memory, and then discarded. The data items are recovered using the redundancy information... Agent:
20130117607 - Multi-parameter self learning machine application model: A method for identifying root cause failure in a multi-parameter self learning machine application model is presented. At least one multi-function sensor having the capability to measure at least one of a voltage and current of the machine application model is provided. The method includes measuring voltages and currents of... Agent: Aktiebolaget Skf
20130117610 - Emulator verification system, emulator verification method: In order to rapidly perform verification processing on the basis of test patterns in a circuit to be verified, an emulator verification system comprises: an emulator verification device that verifies the normality of content to be executed on the basis of verification test information in a circuit to be verified;... Agent: Nec Corporation
20130117608 - Method and system for determining accuracy of a weather prediction model: A method and system for determining the accuracy of a mesoscale weather model comprising at least one processor having at least one input for inputting a preexisting weather model and initial weather data comprising surface level and upper air temperatures and wind conditions, and actually measured surface level and the... Agent: Us Govt As Represented By Secretary Of The Army
20130117609 - System and method for testing and analyses of the computer applications: System and method for generating an enhanced test case for a computer application is disclosed. The system provides a test preparation engine including an entity extracting module and an assembly extractor for collecting information about the computer application and corresponding database schema for generating a global report. The test case... Agent: Tata Consultancy Services Limited
20130117611 - Automated test execution plan derivation system and method: A system and method is disclosed that has the ability to automatically derive a test execution plan for parallel execution of test cases, while considering the complex dependencies across the test cases and preserving the semantics of test execution. The execution plan, so generated, provides for balanced workload distribution and... Agent: Tata Consultancy Services Limited
20130117612 - Starting a field device: During starting of a field device for pressure measurement, flow measurement and/or fill level measurement, which field device including a memory that includes a boot memory region in which a boot function is stored, and an operating memory region in which an operating function is stored, the following steps are... Agent: Vega Grieshaber Kg
20130117613 - Statistical read comparison signal generation for memory systems: Implementations include systems, methods and/or devices suitable for use in a memory system that may enhance the performance of error control codes used to improve the reliability with which data can be stored and read. Some implementations include systems, methods and/or devices enabled to generate and utilize soft information for... Agent:
20130117614 - Tunnel management method, tunnel management apparatus, and communications system: The present invention relates to communications technologies and discloses a tunnel management method, a tunnel management apparatus, and a communications system so that a node that causes failure of a tunnel management request can be determined. According to the present invention, a response returned by a tunnel management node to... Agent: Huawei Technologies Co., Ltd.
20130117615 - Semiconductor memory device and system having redundancy cells: In one embodiment, the memory device includes a memory cell array, to data line selection circuit and selection control logic. The memory cell array has at least a first memory cell group and a redundancy memory cell group. The first memory cell group includes a plurality of first memory cells... Agent:
20130117616 - Adaptive read comparison signal generation for memory systems: Implementations include systems, methods and/or devices suitable for use in a memory system that may enhance the performance of error control codes used to improve the reliability with which data can be stored and read. Some implementations include systems, methods and/or devices enabled to generate and utilize soft information for... Agent:
20130117617 - Semiconductor test device and method of generating address scramble using the same: The method of generating an address scramble includes receiving address information for each of a plurality of memory cells included in a semiconductor memory device and the address information that includes a logical address and a physical address corresponding to each of the memory cells; generating an address scramble logical... Agent: Samsung Electronics Co., Ltd.
20130117619 - Logic corruption verification: A computer-implemented method of verifying logic in a simulation-based behavioral latch model by performing actions including: inserting a value checking module in the behavioral latch model, the value checking module connected to one of a set of latches outside of a scan chain within the behavioral latch model; comparing a... Agent: International Business Machines Corporation
20130117618 - Scan testing of integrated circuit with clock gating cells: An integrated circuit includes a set of cells for operation in a functional mode and in a scan testing mode, and a spare cell. The cells are connected in a scan chain with scan data inputs connected to the outputs of preceding cells in the scan chain and respond to... Agent: Freescale Semiconductor, Inc
20130117620 - Memory system and operating method thereof: A memory system includes a nonvolatile memory device and a memory controller configured to control the nonvolatile memory device and configured to provide the nonvolatile memory device with error flag information including error location information of an error of data read from the nonvolatile memory device.... Agent:
20130117621 - Scsi transport for servers: A Small Computer System Interface (SCSI) transport for fabric backplane enterprise servers provides for local and remote communication of storage system information between storage sub-system elements of an ES system and other elements of an ES system via a storage interface. The transport includes encapsulation of information for communication via... Agent:
20130117622 - Method and system for up-link harq-ack and csi transmission: A method and user equipment for simultaneous transmission of a first set of information bits and a second set of information bits by a user equipment, either separately encoded utilizing transmit power or rate matching to increase successful decoding of a set of information bits, or jointly encoding using a... Agent: Research In Motion Limited
20130117623 - Method, apparatus and computer program product providing soft interative recursive least squares (rls) channel estimator: Disclosed is an apparatus having a detector for an iterative LDPC-coded MIMO-OFDM system, where the detector is configured to use a structured irregular LDPC code in conjunction with a belief propagation algorithm. Also disclosed is an apparatus having a detector for a structured irregular LDPC-coded MIMO-OFDM system, where the detector... Agent: Core Wireless Licensing S.a.r.i.
20130117624 - Receive data flow path using a single fec decoder: Data flow control in a television receiver controls the output of the frequency deinterleaver (FDI) and the time deinterleaver (TDI) to prioritize processing control information having transmission parameters needed for processing data, thereby facilitating use of one FEC decoder.... Agent:
20130117625 - System and method for reducing memory in a multi-channel parallel encoder system: A memory includes matrix data stored thereon for use by the plurality of encoders. An arbiter unit determines, for the plurality of encoders, respective times for the encoders to receive a portion of the matrix data stored in the shared memory, and facilitates providing a portion of the matrix data... Agent: Stec, Inc.
20130117626 - Adaptive ultra-low voltage memory: Embodiments provide an adaptive memory that allows for low voltage modes of operation. In the low voltage modes of operation, the supply voltage provided to the memory is reduced below Vcc(min), which allows for significant savings in the power consumption of circuit components (e.g., the CPU) whose minimum voltage is... Agent: Broadcom Corporation
20130117627 - Data cache controller, devices having the same, and method of operating the same: An method of operating a data cache controller is provided. The method includes transmitting first data output from a data cache to a central processing unit (CPU) core with a first latency and transmitting second data to the CPU core with a second latency greater than the first latency. The... Agent:
20130117628 - Self-timed error correcting code evaluation system and method: Error correcting codes (ECCs) have been proposed to be used in high frequency memory devices to detect errors in signals transmitted between a memory controller and a memory device. For high frequency memory devices, ECCs have delay characteristics of greater than one clock cycle. When the delay exceeds one clock... Agent: Micron Technology, Inc.
20130117629 - Belief propagation processor: A processor includes a first memory module for storing a first set of storage values each representing a respective input, and a second memory module for storing a second set of storage values in analog form. An analog module is coupled to the first and the second memory modules. The... Agent: Analog Devices, Inc.
20130117631 - Error detection and correction for external dram: One embodiment of the present invention sets forth a technique for protecting data with an error correction code (ECC). The data is accessed by a processing unit and stored in an external memory, such as dynamic random access memory (DRAM). Application data and related ECC data are advantageously stored in... Agent: Nvidia Corporation
20130117630 - Method of enhancing error correction performance and storage device using the method: A method of enhancing an error correction performance in a data storage system, and a storage device using the method, determines a deterioration status of a physical area of a memory device to which data is to be stored and compresses data and stores the compressed data and an error... Agent:
20130117633 - Recording apparatus, writing apparatus, and reading apparatus: According to one embodiment, a recording apparatus includes a memory and a controller. The memory is capable of recording data. The controller divides the memory into a first region and a second region and controls the recording of the data. The controller writes externally supplied data into the first region... Agent:
20130117632 - Storage control apparatus: Embodiments of the technology disclosed herein are intended to flexibly set the rules of attaching error correction codes to a group of data sequences stored in a memory. A storage control apparatus has an error correction code attachment rule hold block and an error correction portion. The error correction code... Agent: Sony Corporation
20130117634 - Memory system and data storage method: A memory system comprises a nonvolatile memory device comprising a memory cell array comprising first and second memory blocks, and a memory controller configured to control the nonvolatile memory device to read data from the first memory block, selectively determine an error correction operation to be performed on the data... Agent: Samsung Electronics Co., Ltd.
20130117637 - Adaptive systems and methods for storing and retrieving data to and from memory cells: Adaptive systems include a memory device including a plurality of memory cells, a data quality monitoring block, and an adaptive data encoding block, the data quality monitoring block and the adaptive data encoding block both being operatively coupled to the memory device. The data quality monitoring block is configured to... Agent: Marvell World Trade Ltd.
20130117635 - Memory system including nonvolatile memory device and controlling method of controlling nonvolatile memory device: Disclosed is a method of controlling a nonvolatile memory device which includes programming data in a user data area of the nonvolatile memory device and state information on logical states of the data in a meta area of the nonvolatile memory device; and adjusting levels of a plurality of read... Agent:
20130117636 - Semiconductor memory device and system having redundancy cells: In one embodiment, the memory device includes a memory cell array, a data line selection circuit and selection control logic. The memory cell array has at least a first memory cell group and a redundancy memory cell group. The first memory cell group includes a plurality of first memory cells... Agent:
20130117638 - Apparatus and method for transmitting and receiving an application layer-forward error correction packet in multimedia communication system: An apparatus and method for transmitting and receiving an Application Layer-Forward Error Correction (AL-FEC) packet in a multimedia communication system are provided. In the AL-FEC packet transmission method, an AL-FEC packet transmission apparatus generates AL-FEC packets, and transmits the AL-FEC packets to an AL-FEC packet reception apparatus, wherein each of... Agent: Samsung Electronics Co., Ltd.
20130117639 - Cable interconnection techniques: Techniques are described that can extend the transmission rate over cable. Multiple cables can be used to increase the transmission rate. The transmission standard applied for each cable can be an Ethernet backplane standard such as IEEE 802.3ap (2007). Data can be assigned to virtual lanes prior to transmission over... Agent:
20130117640 - Soft information generation for memory systems: Implementations include systems, methods and/or devices suitable for use in a memory system that may enhance the performance of error control codes used to improve the reliability with which data can be stored and read. Some implementations include systems, methods and/or devices enabled to generate and utilize soft information for... Agent:
20130117641 - Method and system for error management in a memory device: A method and system for error management in a memory device. In one embodiment of the invention, the memory device can handle commands and address parity errors and cyclic redundancy check errors. In one embodiment of the invention, the memory can detect whether a received command has any parity errors... Agent:
20130117642 - Data returned responsive to executing a start subchannel instruction: An abstraction for storage class memory is provided that hides the details of the implementation of storage class memory from a program, and provides a standard channel programming interface for performing certain actions, such as controlling movement of data between main storage and storage class memory or managing storage class... Agent: International Business Machines Corporation05/02/2013 > 54 patent applications in 36 patent subcategories.
20130111257 - System and method for provisioning and running a cross-cloud test grid: An automated method for provisioning a grid used to run a load test on a target website includes sending one or more requests in a multi-threaded manner to at least one cloud provider, the one or more requests for an allocation of N load server instances and M result server... Agent: Soasta, Inc.
20130111258 - Sideband error signaling: Fast error reporting is provided in networks that have an architected delayed error reporting capability. Errors are detected and reported without having to wait for a timeout period to expire. Further, failures of other components caused by the delay are avoided, since the delay is bypassed.... Agent: International Business Machines Corporation
20130111260 - Dynamic resource allocation in recover to cloud sandbox: A recover to cloud (R2C) service replicates a customer production environment to virtual data centers (VDCs) operated in a cloud service provider environment. Customers provision both a disaster recovery VDC and a test VDC. At A Time of Disaster (ATOD), the disaster VDC is made available to the customer through... Agent: Sungard Availability Services Lp
20130111262 - Providing disaster recovery for a distributed filesystem: The disclosed embodiments provide a system that distributes data for a distributed filesystem across multiple cloud storage systems. Two or more cloud controllers collectively manage distributed filesystem data that is stored in one or more cloud storage systems; the cloud controllers cache and ensure data consistency for the stored data.... Agent: Panzura, Inc.
20130111261 - Split brain resistant failover in high availability clusters: Method and high availability clusters that support synchronous state replication to provide for failover between nodes, and more precisely, between the master candidate machines at the corresponding nodes. There are at least two master candidates (m=2) in the high availability cluster and the election of the current master is performed... Agent: Zettaset, Inc.
20130111259 - Connection control apparatus, storage system, and control method of connection control apparatus: A connection control apparatus includes an active control unit that performs routing of data to a first device connected to a port of the connection control apparatus by using an address of the first device, and a standby control unit that, when the active control unit causes a failure, performs... Agent: Fujitsu Limited
20130111263 - Systems and methods for recovering information from nand gates array memory systems: A method is disclosed for recovering data associated with a damaged file stored in a NAND gate array memory. The method includes the steps of: identifying all meta data associated with the damaged file; identifying each logical block address of all identified meta data; collecting all physical block addresses associated... Agent: The Board Of Governors For Higher Education, State Of Rhode Island And Providence Plantations
20130111264 - Processor device and program: When an error occurs while a memory dump performing unit of a processor core is storing in an HDD device data of a memory device which is a shared memory, a memory dump error detection unit detects a memory dump error. A core coordination unit notifies the memory dump error... Agent: Mitsubishi Electric Corporation
20130111265 - Method and system for recovering an image error using data hiding: Described embodiments provide for recovering an error, which has occurred in video contents, by using hidden data. A video content providing server generates video contents, into which information for video error recovery is inserted. The server includes: a block segmentation unit that segments an original image into at least one... Agent: Kt Corporation
20130111266 - Error detection method, information processing circuit, and error detection computer program product: An error detection method is to detect an error in a program to control hardware, which executes predetermined processing, via a register. The error detection method includes: outputting a signal indicating whether the predetermined processing is in execution; detecting that a change is made in a register value in the... Agent:
20130111269 - Method for assisting inspection: An inspection method for assisting in search of a first program which causes overloading in a computer is disclosed. The method comprises: (A) setting an upper-limit variable, a lower-limit variable, and a middle variable equaling a first outcome of computation according to a formula H; (B) setting a third program... Agent: Accton Technology Corporation
20130111267 - Optimizing regression testing based on code coverage analysis: Provided are techniques for improving a test suite. A list of tests in a test suite is created, sorted in order of increasing run time, wherein multiple tests having a same run time are sorted in order of decreasing code block coverage. For each test on the list, it is... Agent: International Business Machines Corporation
20130111268 - Testing device capable of simulating plugging and unplugging operations and method thereof: A testing device is capable of simulating plugging and unplugging operations in relation to an USB port of an electronic device. The testing device comprises a processing unit to detect an electrical connection between the testing device and the USB port, and to control an indicator to cycle between a... Agent: Hong Fu Jin Precision Industry (shenzhen) Co., Ltd.
20130111270 - Information system and control method of the same: The present invention enables program codes to be shared among processors 211. To prevent the debug operation of one processor 211 from affecting the debug operation of the other processors 211, when detecting a breakpoint during execution of a program code, a debugger 410 or a debugger stub 520 controls... Agent: Hitachi, Ltd.
20130111271 - Using a manifest to record presence of valid software and calibration: A system and method for verifying that operating software and calibration files are present and valid after a bootloader flashes the files into the memory on a vehicle ECU before allowing the operating software to execute. The ECU memory defines a memory segment for the operating software and the calibration... Agent: Gm Global Technology Operations LLC
20130111272 - Fault detection based on diagnostic history: Systems and methods for detecting faults in a system. The method comprising maintaining diagnostic history for one or more system components; receiving system information about operational state and relational interaction among system components; determining if one or more system components are to be examined, in response to performing an analysis... Agent: International Business Machines Corporation
20130111274 - Data processing apparatus and related methods of debugging processing circuitry: A data processing apparatus having processing circuitry and debug circuitry is debugged by operating the processing circuitry to generate data. The debug circuitry is employed to generate trace elements indicative of the operation of the processing circuitry. Trace elements are caused to be output from the data processing apparatus over... Agent: Ultrasoc Technologies Ltd.
20130111273 - System and method for providing virtual machine diagnostic information using a flight recorder functionality: A system and method for providing virtual machine diagnostic information. In accordance with an embodiment, a “flight recorder”, for use with a virtual machine, such as a Java virtual machine (JVM), allows a system administrator, software developer or other user experiencing a system problem to “go back in time” and... Agent: Oracle International Corporation
20130111276 - Periodic error detection method and periodic error detection circuit: According to one embodiment, a method for detecting a periodic error, the method detecting a periodic processing error of a module controlled by a processor, the processor controlling a periodic processing by booting a peripheral module, the peripheral module outputting periodic triggers with a predetermined interval includes storing a first... Agent: Kabushiki Kaisha Toshiba
20130111275 - Troubleshooting system using device snapshots: An information handling system (IHS) troubleshooting system includes a customer IHS including a plurality of components. A customer management system in the customer IHS detects a failure in a managed system and, in response, immediately triggers a device snapshot of the customer IHS. At least one managed system in the... Agent: Dell Products L.p.
20130111277 - System and method of error handling in a platform as a service environment: A system and method of improving error handling in a development environment created by a platform provider in which a third party developer develops applications for use by customers The method includes storing business objects and error messages, where the error messages corresponds to potential errors during run time processing... Agent: Sap Ag
20130111278 - Multi-channel apparatus and hardware phase shift correction method therefor: A hardware phase shift correction method for a multi-channel apparatus is provided. The method includes the following steps. A multi-channel apparatus including a plurality of analog circuits is provided, wherein the multi-channel apparatus transmits an analog signal and receives an echo signal. In a receiving path test mode, a plurality... Agent: Industrial Technology Research Institute
20130111279 - Systems and methods of generating a replacement default read threshold: A method includes generating a replacement default read threshold at least partially based on a default read threshold and on an updated read threshold. The method also includes sending the replacement default read threshold to the memory.... Agent: Sandisk Technologies Inc.
20130111280 - Method, system, and computer program product for electronic messaging: A browser-based simulator may be used to create and send test messages to one or more transaction processing facilities (TPFs) to determine the response of the TPF system. It allows a user or plurality of users to create ISO 8583 messages, send the messages to the TPF systems, receive a... Agent: American Express Travel Related Services Company, Inc.
20130111282 - Fast parallel test of sram arrays: Systems and methods for performing parallel test operations on Static Random Access Memory (SRAM) cells are disclosed. In general, each parallel test operation is a test operation performed on a block of the SRAM cells in parallel, or simultaneously. In one embodiment, the SRAM cells are arranged into multiple rows... Agent:
20130111281 - Integrated circuit, test circuit, and method of testing: An integrated circuit includes a storing unit; and a tester that executes a write and read test on the storing unit based on received test information including a pair of address and data, the tester including: a first retain unit that retains, when a write is made based on the... Agent: Fujitsu Limited
20130111283 - Systems and methods for testing memories: A system for testing a plurality of memories includes a plurality of memory testing devices and a controller. Each of the memory testing devices is coupled to one of the memories. The controller is configured to generate a test vector and send the test vector to the memory testing devices.... Agent: O2micro Inc.
20130111284 - Adaptive, wireless automatic identification system pilot port interface: A remotely-accessible electronic circuit is provided, which, in wireless communication with a maritime pilot's Personal Pilot Unit (PPU), or other remote computer, is able to identify a common mis-wiring of an Automatic Identification System (AIS) Pilot Port in a maritime vessel. The circuit then is remotely controlled to electronically manipulate... Agent: Arinc Incorporated
20130111286 - Scan enable timing control for testing of scan cells: An integrated circuit comprises scan test circuitry and additional circuitry subject to testing utilizing the scan test circuitry. The scan test circuitry comprises at least one scan chain having a plurality of scan cells. The scan test circuitry further comprises scan enable timing control circuitry coupled between a scan enable... Agent: Lsi Corporation
20130111285 - Scan test circuitry comprising scan cells with functional output multiplexing: An integrated circuit comprises scan test circuitry and additional circuitry subject to testing utilizing the scan test circuitry. The scan test circuitry comprises at least one scan chain having a plurality of scan cells, with the scan chain being configured to operate as a serial shift register in a scan... Agent: Lsi Corporation
20130111287 - Memory storage device, memory controller thereof, and data transmission method thereof: A memory storage device, a memory controller thereof and a data transmission method thereof are provided. The memory storage device includes a rewritable non-volatile memory module having a first and a second memory dies, and the first and the second memory dies are coupled to the memory controller through the... Agent: Phison Electronics Corp.
20130111288 - Method and arrangement for retransmission using harq: The present invention relates to a method and device for enhancing coverage of a power-limited mobile terminal by sending information relating to a single Hybrid Automatic Repeat Request (HARQ) process from the mobile terminal to a base station using several transmission time intervals.... Agent:
20130111291 - Low complexity and power efficient error correction coding schemes: Technologies are generally described herein for adapting an error correction coding scheme. Some example technologies may receive a message. The technologies may generate a portion of a codeword by encoding the message based on the error correction coding scheme. The technologies may transmit a copy of the portion of the... Agent: Empire Technology Development LLC
20130111292 - Semiconductor memory device and decoding method: A semiconductor memory device includes a semiconductor memory unit which stores LDPC encoded data, and a decoding unit which decodes the encoded data, wherein the decoding unit performs serial decoding using the posterior likelihood ratio as it is for a column element likelihood ratio when the absolute value of the... Agent: Kabushiki Kaisha Toshiba
20130111293 - Storing data in a dispersed storage network: A method begins for a first group of data segments by a dispersed storage (DS) processing module selecting a first vault parameter set from a plurality of vault parameter sets and generating a first plurality of sets of slice names for a first plurality of sets of encoded slices in... Agent: Cleversafe, Inc.
20130111290 - Systems and methods for ambiguity based decode algorithm modification: Various embodiments of the present invention provide systems and methods for data processing. For example, data processing systems are disclosed that include a data decoding system.... Agent: Lsi Corporation
20130111289 - Systems and methods for dual process data decoding: Various embodiments of the present invention provide systems and methods for data processing. For example, data processing systems are disclosed that include a data decoding system. The data decoding system includes a data decoder circuit and a simplified maximum likelihood value modification circuit. The data decoder circuit is operable to... Agent: Lsi Corporation
20130111296 - Memory device having reconfigurable refresh timing: A memory device comprises a normal storage area comprising first and second subsets configured to store first and second normal data, respectively, an error code storage area configured to store first and second error codes corresponding to the first and second normal data, an error detector configured to receive the... Agent: Samsung Electronics Co., Ltd.
20130111295 - Methods and apparatus to perform error detection and correction: Example methods, apparatus, and articles of manufacture to perform error detection and correction are disclosed. A disclosed example method involves enabling a memory controller to operate in one of a tagged memory mode or a non-tagged memory mode. In addition, when the tagged memory mode is enabled in the memory... Agent:
20130111294 - Systems and methods for late stage precoding: Various embodiments of the present invention provide systems, devices and methods for data processing. As an example, a data processing device is discussed that include a data encoding system and a data decoding system. The data encoding system is operable to receive a data input, and to: apply a maximum... Agent: Lsi Corporation
20130111299 - Non-volatile storage system compensating prior probability for low-density parity check codes: A nonvolatile storage system has multiple nonvolatile storage media and a controller coupled to the multiple nonvolatile storage media. The controller has a storage area for storing management information including probability management information denoting error probability information of a unit physical area in a nonvolatile storage medium, and an error... Agent: Hitachi, Ltd.
20130111298 - Systems and methods for obtaining and using nonvolatile memory health information: Systems and methods are provided for obtaining and using nonvolatile memory (“NVM”) health information. Health information can include a variety of information associated with the performance and reliability of portions of an NVM device, such as the number of errors detected in a portion of NVM or the amount of... Agent: Apple Inc.
20130111297 - Systems and methods for symbol selective scaling in a data processing circuit: Various embodiments of the present invention provide systems and methods for data processing. As an example, a data processing system is discussed that includes: a data detector circuit, a symbol selective scaling circuit, and a data decoder circuit. The data detector circuit is operable to apply a data detection algorithm... Agent: Lsi Corporation
20130111300 - Accessing a large data object in a dispersed storage network: A method begins by a dispersed storage (DS) processing module generating a data object identifier for data to be stored in a dispersed storage network (DSN) and partitioning the data into a plurality of data partitions based on a set of retrieval preferences and data boundary information. For a data... Agent: Cleversafe, Inc.
20130111301 - Block management method, memory controller and memory storage device thereof: A block management method for managing physical blocks of a rewritable non-volatile memory module, and a memory controller and a memory storage device using the same are provided. The method includes maintaining an error information table for recording one or more error correctable physical blocks among the physical blocks and... Agent: Phison Electronics Corp.
20130111302 - Method and apparatus for recovering burst data loss by duplicating block code symbols: Provided is a method and apparatus for encoding and decoding in which block coding is applied. According to a method and apparatus for block coding encoding and decoding, a minimum quality seamless service may be provided by reliably recovering high importance data even though continuous data loss occurs in a... Agent: Electronics And Telecommunications Research Institute
20130111304 - Cyclic code decoding method and cyclic code decoder: o
20130111303 - Single error correction & device failure detection for x8 sdram devices in bl8 memory operation: A method of transmitting data with Enhanced Extended ECC by a transmitter includes obtaining a data polynomial, defining a generator polynomial, calculating a remainder polynomial by multiplying the data polynomial by x32 and dividing a result of the multiplication by the generator polynomial, calculating a final code polynomial by concatenating... Agent: Oracle International Corporation
20130111305 - Channel decoding method and decoder for tail-biting codes: A channel decoding method and decoder are disclosed. The decoding method is based on a Circular Viterbi Algorithm (CVA), rules out impossible initial states one by one through iterations according the received soft information sequence, and finally finds the global optimal tail-biting path. In the present invention, all impossible iterations... Agent: Shanghai Research Center For Wireless Communications
20130111306 - Detector with soft pruning: Various embodiments of the present invention provide apparatuses, systems and methods for data detection in a detector with soft pruning. For example, a data detector is disclosed that includes a branch metric calculator operable to calculate branch metrics for transitions between states in a trellis for the data detector, and... Agent: Lsi Corporation
20130111307 - Receiver with tap-coefficient adjustments: A receiver can include a sampler module for sampling a data-bearing input signal to extract data encoded in the data-bearing analog input signal. The sampling results in data-symbol sequences. The data-symbol sequences can be used to identify error events. The identified error events can be used as a basis for... Agent:
20130111308 - System and method for selective error checking: A method of selectively enabling error checking in an information handling system, including receiving information indicating that data associated with a first memory portion in a system memory should be subject to error checking during transmission between the memory controller and the system memory and indicating that data associated with... Agent: Dell Products L.p.
20130111309 - Systems and methods for selective decode algorithm modification: Various embodiments of the present invention provide systems and methods for data processing. For example, a data processing system is disclosed that includes a combination data decoder circuit. The combination data decoder circuit includes a first decoder circuit and a second decoder circuit. The first decoder circuit is operable to... Agent: Lsi Corporation
20130111310 - Enforcing input validation through aspect oriented programming: Implementations of the present disclosure include methods, systems, and computer readable storage mediums for validating input parameters provided to an application, including executing the application using the one or more processors, collecting one or more validation aspects associated with the application to provide a set of validation aspects, receiving a... Agent: Sap Ag04/25/2013 > 42 patent applications in 35 patent subcategories.
20130103972 - Data processing apparatus and method for analysing transient faults occurring within storage elements of the data processing apparatus: A data processing apparatus has a plurality of storage elements residing at different physical locations within the apparatus, and fault history circuitry for detecting local transient faults occurring in each storage element, and for maintaining global transient fault history data based on the detected local transient faults. Analysis circuitry monitors... Agent:
20130103973 - Systems and methods for providing hierarchy of support services via desktop and centralized service: The present solution provides increases in automation, scalability and efficiency for delivering technical support services to devices. Systems and methods of the present solution provide a hierarchy or layers of automated desktop services with remote technical support services, which may be automated. The present solution provides an on desktop automation... Agent: Plumchoice. Inc.
20130103974 - Firmware management in a computing system: Managing firmware in a computing system storing a plurality of different firmware images for the same firmware includes: calculating, for each firmware image in dependence upon a plurality of predefined factors, a preference score; responsive to a failure of a particular firmware image, selecting a firmware image having a highest... Agent: International Business Machines Corporation
20130103977 - Fault tolerance for tasks using stages to manage dependencies: A high availability system has an application server communicatively coupled to one or more client machines through a network utilizing stateless communication sessions. The application server manages concurrent execution of tasks on multiple client machines. A task may be dependent on the execution of another task and the dependencies are... Agent: Microsoft Corporation
20130103975 - Method for switching a node controller link, processor system, and node: Embodiments of the present invention disclose a method for switching an NC link, a processor system, and a node, where the processor system includes more than two nodes capable of communicating with each other, each node includes a node controller NC chip, a host bus adapter HBA apparatus, and at... Agent: Huawei Technologies Co., Ltd.
20130103976 - Failure recorvery method: The reliability is improved at a low cost even in a virtualized server environment. The number of spare servers is reduced for improving the reliability and for saving a licensing fee for software on the spare servers. A server system comprises a plurality of physical servers on which a plurality... Agent: Hitachi, Ltd.
20130103978 - Storage system: A controller for controlling data I/O to and from the drive updates first redundant data and block data of a corresponding data stripe in the disk drive in correspondence with an update of block data of the logical volume, and the controller updates second redundant data on the basis of... Agent: Hitachi, Ltd.
20130103979 - Circuit for displaying failure information of power supply unit: A circuit for displaying failure information of a power supply unit supplying power to a central processing unit includes a controller including a random access memory (RAM) to store failure information of the power supply unit, a DC power circuit, a processing unit connected to the controller for reading the... Agent: Hong Fu Jin Precision Industry (shenzhen) Co., Ltd.
20130103980 - Semiconductor integrated circuit and control method of semiconductor integrated circuit: A semiconductor integrated circuit provided with a processing unit that repeats a processing state and a standby state, comprises an obtaining unit configured to obtain a period of the standby state as a standby period; and a control unit configured to hold a plurality of candidate voltages in association with... Agent: Canon Kabushiki Kaisha
20130103981 - Self-rescue method and device for damaged file system: The present application discloses a self-rescue method and device for a damaged file system. The method includes: a fault warning message is sent to a background server when it is found during boot of a device that a file system is damaged; the device receives an acknowledgement message from the... Agent: Zte Corporation
20130103982 - Log file compression: A compression system identifies one or more fields in a log file based on at least one field rule from among multiple field rules specified in a log file framework. The compression system extracts contents of the log file associated with the one or more fields. The compression system passes... Agent: International Business Machines Corporation
20130103983 - Bdd-based functional coverage analysis: Obtaining a functional coverage model of a System Under Test (SUT) defining all functional coverage tasks of the SUT, wherein the functional coverage model defining a test-space with respect to functional attributes; obtaining a set of covered functional coverage tasks; encoding a covered Binary Decision Diagram (BDD) to represent the... Agent: International Business Machines Corporation
20130103984 - Fault inspection unit, central processing unit, and fault inspection method: A CPU changes the operating mode to a test mode in which the CPU does not terminate a program being executed even if an MMU outputs a CPU exception notification, outputs an address signal for causing the MMU to output a CPU exception notification to the MMU in the test... Agent:
20130103985 - Method for simultaneously performing diagnosing and image downloading of a custom-configured computer and computer system thereof: A method for simultaneously performing diagnosing and image downloading of a custom-configured computer is disclosed. The method includes receiving a shipping image, extracting the shipping image into a hard disk drive, partitioning a portion in a unused storage space of the hard disk drive, installing a test operating system in... Agent:
20130103986 - Systems and methods for functional testing using leveraged dynamic linked libraries: A method for functional testing of a power device with an associated software control system includes referencing a dynamic linked library (DLL) file belonging to a software package via a method of a class; instantiating an object of the class in functional testing software; and including a call to the... Agent: General Electric Company
20130103987 - On-die logic analyzer for semiconductor die: In one embodiment, the present invention includes a semiconductor die such as a system on a chip (SoC) that includes a logic analyzer with a built-in trace buffer to store information communicated between on-die agents at speed and to provide the information to an off-die agent at a slower speed.... Agent:
20130103988 - Semiconductor device: The disclosed invention provides a semiconductor device that enables early discovery of a sign of aged deterioration that occurs locally. An LSI has a plurality of modules and a delay monitor cluster including a plurality of delay monitors. Each delay monitor includes a ring oscillator having a plurality of gate... Agent: Renesas Electronics Corporation
20130103989 - Field control devices having pre-defined error-states and related methods: Control apparatus having pre-defined error-states and related methods are described. An example method of controlling a field control device described herein includes receiving, via a controller coupled to the fluid control device, a communication from a control system remotely located from the controller to operate the field control device during... Agent:
20130103990 - Change management system and method: A method is provided for managing changes to a computer system. The method includes generating a database configured with fields identifying one or more component changes and potential problems associated with each one or more component changes; populating the fields of the database with information as a change is made... Agent: Computer Associates Think, Inc.
20130103991 - Method of protecting a configurable memory against permanent and transient errors and related device: A method for protecting digital memory against permanent and transient errors and a related device, the digital data being stored in at least one storage matrix of memory cells in a given number of rows and columns, comprises: an encoding step generating code words from data organized in binary words... Agent:
20130103992 - Burn-in method for embedded multi media card, and test board using the same, and embedded multi media card tested by the same: A burn-in method for an embedded Multi Media Card (eMMC), and a test board using the same, and an eMMC tested by the same. The disclosed burn-in method comprises the steps as below: writing a test pattern to a flash memory of the eMMC; electrically connecting a command line of... Agent: Silicon Motion, Inc
20130103993 - Asynchronous memory element for scanning: A scan asynchronous memory element includes: an asynchronous memory element configured to receive an n-input; and a scan control logic circuit configured to generate an n-bit signal input and the n-input to the asynchronous memory element from a scan input. The scan control logic circuit outputs the signal input when... Agent: National University Corporation Nara Institute Of Science And Technology
20130103994 - Dynamic clock domain bypass for scan chains: An integrated circuit comprises scan test circuitry and additional circuitry subject to testing utilizing the scan test circuitry. The scan test circuitry comprises at least one scan chain having a plurality of sub-chains associated with respective distinct clock domains, and clock domain bypass circuitry configured to selectively bypass one or... Agent: Lsi Corporation
20130103995 - Blocking the effects of scan chain testing upon a change in scan chain topology: A system comprises a plurality of components, scan chain selection logic coupled to the components, and override selection logic coupled to the scan chain selection logic. The scan chain selection logic selects various of the components to be members of a scan chain under the direction of a host computer.... Agent: Texas Instruments Incorporated
20130103996 - Hierarchical access of test access ports in embedded core integrated circuits: An integrated circuit can have plural core circuits, each having a test access port that is defined in IEEE standard 1149.1. Access to and control of these ports is though a test linking module. The test access ports on an integrated circuit can be arranged in a hierarchy with one... Agent: Texas Instruments Incorporated
20130103997 - Ieee1588 protocol negative testing method: The present invention relates to an IEEE1588 protocol negative testing method, comprises steps of: connecting a IEEE1588 tester and a slave clock DUT to establish a real-time closed-loop feedback mechanism; taking the IEEE1588 tester as a master clock, and establishing a stable time synchronization with the slave clock DUT; obtaining... Agent: Xu Ji Group Corporation
20130103998 - System and method for digital gain error correction: A method for correcting digital gain error for a digital code includes receiving the digital code, generating a random number, adding a first dither to the digital code, in which a magnitude of the first dither is determined based on the random number, performing an operation on the digital code... Agent: Analog Devices, Inc.
20130103999 - High performance virtual converged enhanced ethernet with persistent state flow control: Maintaining bandwidth in links betweens servers and storage arrays comprising a device. The device establishes the links. The device identifies a first link from the links. The first link has a high response time. The device transmits a plurality of data packets on the first link. Each data packet is... Agent: International Business Machines Corporation
20130104000 - Nibble encoding for improved reliability of non-volatile memory: A wireless device to include a non-volatile memory to execute an encoding scheme to provide single-cell error detection and correction on program operations in which the initial nibble value is Fh and on program operations that result in a nibble value of 0h. The non-volatile memory uses multiple writes to... Agent:
20130104001 - Storage control apparatus, storage apparatus, information processing system, and storage control method: A storage control apparatus including a first error detection block and a second error detection block is provided. The first error detection block is configured to execute error detection in accordance with a first data unit read from a memory and a first error detection code corresponding to the first... Agent: Sony Corporation
20130104002 - Memory controller, semiconductor memory system, and memory control method: According to one embodiment, a memory controller that controls a non-volatile semiconductor memory including a memory cell of 3 bits/cell includes a controller that extracts bits which becomes an error caused by the movement to the adjacent threshold voltage distribution from a first bit and a second bit of data... Agent: Kabushiki Kaisha Toshiba
20130104003 - Memory system and method for recording/reproducing data thereof: A memory system and a method for recording/reproducing data thereof, the memory system including a flash memory, and a memory controller configured control an operation to record data on the flash memory or to reproduce the recorded data from the flash memory, wherein the memory controller includes an encoder configured... Agent: Samsung Electronic Co., Ltd.
20130104005 - Flash memory apparatus and methods using a plurality of decoding stages including optional use of concatenated bch codes and/or designation of \"first below\" cells: A method for decoding a plurality of flash memory cells which are error correction-coded, the method may include: comparing physical values residing in the plurality of flash memory cells to a first set of decision thresholds thereby to provide a first item of comparison information for each of the plurality... Agent:
20130104004 - Ram memory device: A RAM memory device includes a selection unit that supplies the access reaching one of two interfaces to a RAM in one cycle of a clock signal in response to a control signal. The RAM memory device also includes a storage unit that stores another access that has reached the... Agent: Lapis Semiconductor Co., Ltd.
20130104006 - Apparatus and method for transmitting data in communication system: Disclosed are an apparatus and a method for transmitting data so as to maximally recover lost data packets by a forward error correction (FEC) scheme in a wireless communication based internet protocol (IP) network. The apparatus for transmitting data confirms a state of data samples according to data patterns of... Agent: Electronics And Telecommunications Research Institute
20130104007 - Cyclically interleaved dual bch, with simultaneous decode and per-codeword maximum likelihood reconciliation: A method and system are provided for forward error correction. Embodiments of the present disclosure provide a strong FEC algorithm that performs similarly to RS(255, 239) when a simple decoder is used, and scales up linearly to a full-scale decoder that outperforms all 7% algorithms currently in G.975.1. The Forward... Agent: Pmc-sierra Us, Inc.
20130104008 - Error-correcting encoding apparatus: An apparatus for encoding source data, that includes a first encoder configured to encode the source data to produce first additional data; and a randomizing unit configured to randomize the source data to produce randomized data; and a second encoder configured to encode the randomized data to produce second additional... Agent: Fujitsu Limited
20130104009 - Processing unit: A processing unit includes: a cache memory including a plurality of memory elements; an error detection circuit configured to detect an error when a first timing for reading data from the cache memory is behind a threshold; a latch circuit configured to set a second timing for latching the data... Agent: Fujitsu Limited
20130104010 - Arrangements for increasing detection confidence: In one embodiment, a first set of digital data (e.g., an image) is tested for the presence of a certain feature (e.g., a certain face), yielding one of two outcomes (e.g., not-present, or present). If the testing yields the first outcome, no additional testing is performed. If, however, the testing... Agent:
20130104013 - Address translation checking device, central processing unit, and address translation checking method: An information processing apparatus includes an MMU that translates between a virtual address and a physical address on the basis of a translation table for translation between physical addresses that are addresses in physical memory and virtual addresses that are addresses in virtual memory. Stored in a RAM are page... Agent:
20130104012 - Bit error rate impact reduction: In an embodiment, a method includes receiving at a data interface a data stream having a plurality of logical communication channels. The data stream includes in succession a first data burst corresponding to one of the plurality of logical communication channels, a burst control word and a second data burst... Agent: Cavium, Inc.
20130104011 - Secure error detection and synchronous data tagging for high-speed data transfer: Embodiments of the present invention provide a system for secure error detection and synchronous data tagging for high-speed data transfer (e.g., utilizing a set of SSD memory disk units). Specifically, in a typical embodiment, the system comprises a SSD memory disk unit in communication with a device driver. A first... Agent:04/18/2013 > 22 patent applications in 17 patent subcategories.
20130097454 - Electronic device and method for protecting servers against vibration damage: An electronic device capable of communicating with a plurality of servers includes a storage unit, a vibration unit, a control unit, and a communication unit. The storage unit stores a vibration threshold value. The vibration sensor senses a vibration magnitude of the electronic device. The control unit generates control signals... Agent: Hon Hai Precision Industry Co., Ltd.
20130097455 - Method and system for implementing interconnection fault tolerance between cpu: A system for implementing interconnection fault tolerance between CPUs, a first CPU and a second CPU implements interconnection through a first CPU interconnect device and a second CPU interconnect device. The system adds a data channel between a first SerDes interface of the first CPU interconnect device and a second... Agent: Huawei Technologies Co., Ltd.
20130097456 - Managing failover operations on a cluster of computers: Managing failover operations on a cluster of computers, including: identifying, by a failover hold module, a failure to access data storage in the cluster of computers; preventing the execution of all read operations directed to the data storage that were received after the failure to access data storage was identified;... Agent: International Business Machines Corporation
20130097457 - Managing failover operations on a cluster of computers: Managing failover operations on a cluster of computers, including: identifying, by a failover hold module, a failure to access data storage in the cluster of computers; preventing the execution of all read operations directed to the data storage that were received after the failure to access data storage was identified;... Agent: International Business Machines Corporation
20130097458 - Storage system, and data backup method and system restarting method of storage system: In a storage system for performing data backup using a battery during blackout, when the blackout continues for a long time, problems such as the loss of volatile memory data due to the consumption of battery capacity and the difference in recovery time between controller units after power recovery occur... Agent: Hitachi, Ltd.
20130097460 - Method of testing universal flash storage (ufs) interface and memory device implementing method of testing ufs interface: A method is provided for performing a self-test on a memory device in a test mode, where the memory device includes a universal flash storage (UFS) link layer and a UFS physical layer having a transmitting unit and a receiving unit. The method includes generating a first signal; sending the... Agent: Samsung Electronics Co., Ltd.
20130097459 - Methods and systems for distributed diagnostic reasoning: A method for distributed diagnostic reasoning is provided. The method includes establishing a computing node monitoring the operation of a component of a complex system and populating at least one of a processor and the memory of the computing node with one or more standardized executable application modules (SEAMs) and... Agent: Honeywell International Inc.
20130097461 - Method of fast reinitialization for instrument panel viewing device: The general field of the invention is that of the management of the faults of the viewing devices used on aircraft. An aircraft instrument panel viewing device comprises an electronic assembly, embedded software and a viewing screen. When the viewing device detects a fault arising after a predetermined time of... Agent:
20130097462 - Embedded logic analyzer: A logic analyzer embedded in a data processor includes a state processing unit for providing state machines for storing state conditions of functional blocks of the data processor and triggering sequences of states with corresponding actions based on True/False evaluation of state conditions. The configurations of the state machines that... Agent:
20130097463 - Method and apparatus for root cause and critical pattern prediction using virtual directed graphs: An approach to root cause determination in a complex systems based on monitoring and event data is disclosed. It includes a historical analysis of events with their probabilistic correlations. Applying information measures between the random variables which embody those events one can detect origins of problems and generate real-time recommendations... Agent: Vmware, Inc.
20130097464 - Software application placement based on failure correlation: Embodiments associate software applications with computing resources based on failure correlation information and an anti-affinity rule. An anti-affinity rule indicates that a first software application is to be separated from a second software application during execution. A management device determines failure correlations between a first computing resource that is associated... Agent: Vmware, Inc.
20130097465 - Systems and methods for monitoring voice service feature failures in a telecommunication network: A method includes receiving multiple alarm messages, each being associated with a failure associated with a service feature available within a telecommunication network. A failure rate for a type of failure having a common set of service feature failure characteristics is determined from the alarm messages received. When the failure... Agent: At&t Corp.
20130097466 - Removable and replaceable tap domain selection circuitry: Today many instances of IEEE 1149.1 Tap domains are included in integrated circuits (ICs). While all TAP domains may be serially connected on a scan path that is accessible external to the IC, it is generally preferred to have selectivity on which Tap domain or Tap domains are accessed. Therefore... Agent: Texas Instruments Incorporated
20130097467 - Scan frame based test access mechanisms: Testing of an electrical device is achieved by providing a test access mechanism within the device that can receive scan frames from an external tester. The received scan frames contain stimulus data to be applied to circuitry within the device to be tested, a command for enabling a test control... Agent: Texas Instruments Incorporated
20130097468 - Low power scan & delay test method and apparatus: Scan and Scan-BIST architectures are commonly used to test digital circuitry in integrated circuits. The present disclosure improves upon low power Scan and Scan-BIST methods. The improvement allows the low power Scan and Scan-BIST architectures to achieve a delay test capability equally as effective as the delay test capabilities used... Agent: Texas Instruments Incorporated
20130097469 - Low density parity check decoder for regular ldpc codes: A method and system for decoding low density parity check (“LDPC”) codes. An LDPC decoder includes an R select unit, a Q message first-in first-out (“FIFO”) memory, and a cyclic shifter. The R select unit provides an R message by selecting from a plurality of possible R message values. The... Agent: Texas A&m University System
20130097470 - Encoding apparatus and encoding method in data communication system: An encoding method and apparatus in a data communication system are provided. The method includes inputting a source block including a plurality of source payloads, converting the source block to an information block including a plurality of information payloads according to an Information Block Generation (IBG) mode selected from a... Agent: Samsung Electronics Co. Ltd.
20130097471 - Error correction in a stacked memory: Electronic apparatus, systems, and methods to construct and operate the electronic apparatus and/or systems include a stack of memory dies with user data and/or first level error correction data stored in a stripe across the memory dies. One such stack can include a second level error correction vault, such as... Agent: Micron Technology, Inc.
20130097472 - Systems and methods for out of order y-sample memory management: Systems and methods for out of order memory management.... Agent: Lsi Corporation
20130097473 - Flash memory: A flash memory includes a memory sector, a command interface, a first signal buffer, a control signal generation circuit, a data input buffer, an error correction circuit, an address buffer, an address signal generation circuit, a plurality of data memory circuits, and write circuit. The command interface receives a write... Agent:
20130097474 - Apparatus and method for transmitting/receiving forward error correction packet in mobile communication system: An apparatus and method for transmitting/receiving a Forward Error Correction (FEC) packet in a mobile communication system are provided. In the FEC packet transmission method, an FEC packet transmission apparatus transmits an FEC delivery block to an FEC packet reception apparatus, wherein the FEC delivery block includes K source payloads... Agent: Samsung Electronics Co. Ltd.
20130097475 - Ldpc decoder with targeted symbol flipping: Various embodiments of the present invention provide systems and methods for decoding data in a non-binary LDPC decoder with targeted symbol flipping. For example, a non-binary low density parity check data decoder is disclosed that comprises a variable node processor operable to update variable node symbol values according to a... Agent: Lsi CorporationPrevious industry: Electrical computers and digital processing systems: support
Next industry: Data processing: presentation processing of document
RSS FEED for 20130509:
Integrate FreshPatents.com into your RSS reader/aggregator or website to track weekly updates.
For more info, read this article.
Thank you for viewing Error detection/correction and fault detection/recovery patents on the FreshPatents.com website. These are patent applications which have been filed in the United States. There are a variety ways to browse Error detection/correction and fault detection/recovery patent applications on our website including browsing by date, agent, inventor, and industry. If you are interested in receiving occasional emails regarding Error detection/correction and fault detection/recovery patents we recommend signing up for free keyword monitoring by email.
FreshPatents.com Support - Terms & Conditions
Results in 0.7589 seconds