Error detection/correction and fault detection/recovery patents - Monitor Patents
Fresh Patents
Monitor Patents Patent Organizer How to File a Provisional Patent Browse Inventors Browse Industry Browse Agents Browse Locations
     new ** File a Provisional Patent ** 




USPTO Class 714  |  Browse by Industry: Previous - Next | All     monitor keywords
06/2008 | Recent  |  08: Sep | Aug | Jul | Jun | May | Apr | Mar | Feb | Jan |  | 07: Dec  | Nov | Oct | Sep | Aug | Jul | Jun | May | Apr | Mar | Feb | Jan |  | 06: Dec | Nov | Oct | Sep | Aug | Jul | Jun | May | Apr | Mar | Feb | Jan | 

Error detection/correction and fault detection/recovery inventions 06/08

Recently published patent applications awaiting approval from the USPTO. Recent week's RSS XML file available below.
Listing format for abstract view: USPTO application #, Title, Abstract excerpt,Patent Agent. Listing format for list view: USPTO National Class full category number, title of the patent application.

  
06/26/2008 > patent applications in patent subcategories.

20080155301 - Memory device performance enhancement through pre-erase mechanism: The specification and drawings present a new method, apparatus and software product for performance enhancement of a memory device (e.g., a memory card) using a pre-erase mechanism. The memory device can be, e.g., a memory card, a multimedia card or a secure digital card, etc. A new command or commands... Agent: Ware Fressola Van Der Sluys & Adolphson, LLP

20080155300 - Method of updating a dual redundant chassis management system: The present invention discloses a method of updating a dual redundant chassis management system, and the method is applied in a server. If the server obtains a change message, it creates a virtual channel between an active chassis management system and a standby chassis management system, so that the active... Agent: Bacon & Thomas, Pllc

20080155305 - Collaborative problem determination based on graph visualization: Mapping an application configuration, a network configuration, or both, into a problem/symptom space defining a graphical user interface so as to facilitate problem determination and resolution. Information retrieved from a knowledge base is incorporated into a graphical user interface. The knowledge base stores data pertaining to one or more symptoms... Agent: Cantor Colburn LLP - Ibm Rsw

20080155303 - Distributed platform management for high availability systems: A distributed model for availability management (AM) functions is described. Core AM functionality is provided by at a global level, while supplemental AM functionality is provided at a local (e.g., cluster) level. Extension entities can be provided to supplement provided AM functions.... Agent: Ericsson Canada Inc. Patent Department

20080155302 - Method and system for storing recovery related information on a computer memory: Methods and systems for storing recovery related information on a computer memory are described. One exemplary method comprises accessing a user input relating to a user selection of applications to be restored upon executing a recovery of the memory and storing on a recovery partition of the memory a recovery... Agent: Hewlett Packard Company

20080155304 - Prediction-based data reassignment: A method of handling a write error is provided. A write error is detected during a write operation on at least one data storage segment. A reassignment mode is selected from a plurality of different reassignment modes.... Agent: Seagate Technology Llc C/o Westman Champlin & Kelly, P.a.

20080155306 - Method and system for controlling command execution: Method and system for performing a task in a control system is provided. The method includes, transmitting a command to a governing agent; re-transmitting the command from the governing agent to a primary, a secondary and an observer agent; validating the task information; and performing the task wherein, the task... Agent: Klein, O'neill & Singh, LLP

20080155307 - Responding to a storage processor failure with continued write caching: A technique responds to a storage processor failure. The technique involves performing write-back caching operations using a cache of a first storage processor, and mirroring data from the cache of the first storage processor to a cache of a second storage processor. The technique further involves, after of a failure... Agent: Bainwood Huang And Associates Llc

20080155308 - Restoring user states in dynamic computing environments: In some embodiments, a computer network comprises a computing engine comprising a plurality of compute nodes and a load balancer coupled to the computing engine and coupled to a processor and a memory module, wherein the memory module comprises logic instructions which, when executed by the processor, configure the processor... Agent: Hewlett Packard Company

20080155309 - Memory card and debugging method employed by the same: A debugging method employed by a memory card includes performing an initialization operation of the memory card, determining whether an error has occurred in the initialization operation, and upon the occurrence of an error during the initialization operation, executing an error control program when a first control command is input.... Agent: Volentine & Whitt Pllc

20080155312 - Detection device: A detection device for a chip. A faulty chip is detected from a plurality of chips via the detection device. The chips are installed on a printed circuit board. The detection device electrically connected to the printed circuit board comprises a updateable chip and a substitute printed circuit board. The... Agent: Birch Stewart Kolasch & Birch

20080155314 - Hard disk drive background scrub methodology: A system, method, and computer program product for recovering from data errors. In a SCSI hard drive system, when a unrecoverable data error condition is encountered, the logical block address is reassigned using information provided by the data scrubbing functionality of the SCSI hard drive.... Agent: Ibm Corp (ya) C/o Yee & Associates Pc

20080155313 - Semiconductor memory device and method: A semiconductor memory device with redundant memory cells and a method for operating a semiconductor memory device is disclosed. One embodiment provides at least one memory cell and at least one redundant memory cell. The method includes reading out data written in the memory cell; determining whether the read-out data... Agent: Dicke, Billig & Czaja

20080155310 - Sip server architecture fault tolerance and failover: The SIP server can be comprised of an engine tier and a state tier distributed on a cluster network. Engine nodes in the engine tier can process SIP messages and can read/write state information from/to the state tier. State tier can maintain state information in a set of partitions of... Agent: Fliesler Meyer LLP

20080155311 - Technique for determining the start position to write data on tape with resistance for media defect: An embodiment of the present invention is a method of computing the write start position of redundant data. In this regard, data integrity against a vertical defect in tape media can be increased when the encryption keys eHKDSr (reverse direction) and eHKDSf (forward direction) are written to the tape media... Agent: Cantor Colburn LLP - Ibm Tuscon Division

20080155317 - Apparatus, memory device controller and method of controlling a memory device: An apparatus, memory device controller and method of controlling a memory device are provided. The example apparatus may include a bad block bitmap referencing unit configured to obtain bad block information from a bad block bitmap based on a given memory address, the given memory address being one of a... Agent: Harness, Dickey & Pierce, P.L.C

20080155316 - Automatic media error correction in a file server: File systems possibly impacted by a bad sector in a disk drive are unmounted. Then the disk drive is scanned in order to identify additional bad sectors, and for each identified bad sector, a logical address of the bad sector is re-vectored to a good sector. An attempt is made... Agent: Richard Auchterlonie Novak Druce & Quigg, LLP

20080155315 - Method, computer program product, and system for limiting access by a failed node: In a multi-node computer system, file access by a failed node is limited. Upon receipt on an indication of a node failure, a fencing command is sent to disks in a disk subsystem to which the failed node has access. If the fencing command sent to a disk fails, the... Agent: Cantor Colburn LLP-ibm Poughkeepsie

20080155318 - Safety timer crosscheck diagnostic in a dual-cpu safety system: A dual-processing unit with single clock source CPUs safety I/O module having a safety timer crosscheck diagnostic to enable each CPU to verify the accuracy of the clock source of the other CPU. The diagnostic works by having the first CPU act as a controlling CPU and the second CPU... Agent: Rockwell Automation, Inc./bf

20080155319 - Methods and systems for managing removable media: Embodiments include methods, apparatus, and systems for managing removable media. One embodiment includes a tape drive having a non-volatile memory storing media management records that uniquely identify a tape cartridge containing current data for restoring a failed computer system, wherein the tape drive is an external peripheral device to the... Agent: Hewlett Packard Company

20080155320 - On-demand wrappers of application data with session failover recovery: A wrapper can receive a request for application data. The wrapper wraps a first reference to a cross-session object and a second reference to a wrapper mapper object. Thereafter, the cross-session object can be accessed using the first reference and the wrapper mapper object is polled using the second reference... Agent: Mintz, Levin, Cohn, Ferris, Glovsky & Popeo, P.c. Attn: Patent Intake Customer No. 64280

20080155321 - System and method for adjusting operating points of a processor based on detected processor errors: A processor comprises a processor core and a controller. The processor core has an execution unit configured to execute instructions and to attempt to perform at least one operation in executing one of the instructions. The processor core is configured to detect a processor error associated with the at least... Agent: Hewlett Packard Company

20080155322 - Method, apparatus and program storage device for performing fault tolerant code upgrade on a fault tolerant system by determining when functional code reaches a desired state before resuming an upgrade: A method, apparatus and program storage device for performing fault tolerant code upgrade on a fault tolerant system by determining when functional code reaches a desired state before resuming an upgrade. A concurrent code-load to a plurality of storage controllers of a storage system is initiated. A role transition is... Agent: Konrad Raynes & Victor, LLP. Attn: Ibm37

20080155323 - Reducing power consumption in response to software errors: Power consumption that occurs in response to software errors may be reduced. In one example a system tracks a number of occurrences a first set of code causes a system to perform one or more reset actions, determines whether the number of occurrences exceeds a threshold, and selects a second... Agent: Bstz/g2 Microsystems, Inc.

20080155325 - Apparatus, system, and method for providing a multi-dimensional weighted propagated status: An apparatus, system, and method are disclosed for providing a multi-dimensional weighted propagated status. The multi-dimensional weighted propagated status is provided by establishing a system including one or more system entities; establishing at least two status values for representing a condition of the system entities; assigning a status weight to... Agent: Kunzler & Mckenzie

20080155324 - Autonomic fault isolation in a highly interconnected system: A method and apparatus provides fault isolation in a in a highly interconnected system. A fault isolator uses a virtual topology of the system to autonomically isolate the fault. Failing nodes interconnects are identified and then used to traverse a virtual topology to determine the most suspect components as the... Agent: Martin & Associates, Llc

20080155326 - Diagnostics of cable and link performance for a high-speed communication system: A method and system for performing diagnostic tests on a real-time system controlled by a state machine. A sequence of states recorded as the state machine operates is used to determine error conditions. The sequence of states is compared to expected sequences of states to determine what, if any, errors... Agent: Mcandrews Held & Malloy, Ltd

20080155327 - Method and system for monitoring network health: A method and system for monitoring a characteristic relating to real-time network health are described. The method includes detecting a functionality attribute of a service application accessed with a server of the network. Networking devices of the network are interrogated in relation to an operational status thereof. The real-time network... Agent: Hewlett Packard Company

20080155328 - Method and apparatus for injecting transient hardware faults for software testing: The invention includes a method and apparatus for injecting dynamic faults in a circuit device. The apparatus includes a first register adapted with selection data identifying selected ones of a plurality of outputs of the circuit device and/or selected ones of a plurality of error registers of the circuit device,... Agent: Patterson & Sheridan, LLP/ Lucent Technologies, Inc

20080155329 - Method and apparatus for intelligently deactivating tests based on low failure history: Methods and apparatuses utilize test sequencing logic to bypass tests of a test program that provide statistically low test information.... Agent: Verigy, Ltd.

20080155330 - Methods and apparatus for debugging a workflow process: The present disclosure provides methods and apparatuses for debugging a workflow. Using the methods and apparatus herein, users can utilize common debugging constructs such as watch variables, step into/over and call stack. This allows users to visually debug all elements of process design, not just code snippets, at design time... Agent: Bell, Boyd & Lloyd, LLP

20080155333 - Method, apparatus and program storage device for providing automatic recovery from premature reboot of a system during a concurrent upgrade: A method, apparatus and program storage device for providing automatic recovery from premature reboot of a system during a concurrent upgrade is disclosed. A concurrent code-load to a plurality of storage controllers of a storage system is initiated. A code-load failure is detected. The stage of the code-load failure is... Agent: Konrad Raynes & Victor, LLP. Attn: Ibm37

20080155332 - Point of sale system boot failure detection: A computer implemented method and computer program product for detecting and communicating boot failures in a client device. A Dynamic Host Control Protocol server is configured to monitor Dynamic Host Control Protocol communications from one or more client devices, wherein the client devices are configured to boot from local media.... Agent: Duke W. Yee Yee & Associates, P.c.

20080155331 - System and method for enabling seamless boot recovery: In some embodiments, the invention involves a system and method relating to autonomic boot recovery. In at least one embodiment, the present invention utilizes an embedded partition to safeguard boot information to be used in the event of a boot failure. An agent within a VMM may be similarly used.... Agent: Intel Corporation C/o Intellevate, Llc

20080155335 - Graphical analysis to detect process object anomalies: A method and system for graphical analysis to detect anomalies in process objects. The method generates a graph to represent a set of process objects, applies a clustering algorithm to cluster like nodes of the graph, compares the clusters to the process objects, and, if the objects match the clusters,... Agent: Kenyon & Kenyon LLP

20080155337 - Message analyzing apparatus, message analyzing method, and computer product: A message analyzing apparatus includes a pickup unit that extracts an error message group from a message file obtained from an input device, a grouping unit that groups the error message group according to physical path, a narrowing down unit that narrows down the error message group, an error-location detecting/identifying... Agent: Greer, Burns & Crain

20080155336 - Method, system and program product for dynamically identifying components contributing to service degradation: A method, system and program product for dynamically identifying one or more components or resources contributing to a service degradation is provided. The method includes providing a dynamic correlation logic tool having logic that is configured to dynamically build a model for an application experiencing a service degradation at a... Agent: Silvy Anna Murphy

20080155334 - Testing system, testing apparatus and method of testing: A method of testing a process that has undergone modification. The process consists of multiple steps, and execution of the process involves interaction with multiple interfacing systems. A step consists of, e.g., sending a transmission to an interfacing system. The process is executed in normal fashion by sending transmissions to... Agent: Fitzpatrick Cella Harper & Scinto

20080155341 - Application level testing of instruction caches in multi-processor/multi-core systems: A method and apparatus performs computer application level testing of an instruction cache in multi-processor or multi-core systems. Instruction cache cannot be written to and read from directly. Thus, one microprocessor core is utilized to perform application level testing of an instruction cache of another microprocessor core. The method and... Agent: Osha Liang L.l.p./sun

20080155339 - Automated tracing: A method, system and computer-readable medium for dynamically and automatically adjusting trace points in software code are presented. In one embodiment, the method includes, but is not limited to, the steps of: embedding, into a software thread, code that causes an adjustment of tracing parameters in response to a pre-defined... Agent: Dillon & Yudell LLP

20080155340 - Diagnostics and error reporting for common tagging issues: Content requests are debugged in accordance with a presence of a flag in a request to a publisher. A document received from the publisher contains a script to debug requests for content to a content provider. The requests are examined to determine the presence of informational, warning and error conditions.... Agent: Fish & Richardson P.c.

20080155343 - Method, system and computer program for testing software applications based on multiple data sources: A solution is proposed for testing a software application. The test includes the execution of a series of test cases, each one involving the application of a predefined test input to the software application. The software application generates a corresponding output in response to this test input. A result of... Agent: Ibm Corp. (wip) C/o Walder Intellectual Property Law, P.c.

20080155342 - Methods and apparatus for debugging software: In a computing system environment, methods and architecture relate to debugging software programs. The programs, regardless of size, are culled for substantially all memory and register writes (and flow control). An indexing and compression occurs so that upon a later query, and decompression (and display), a user can find and... Agent: King & Schickli, Pllc

20080155338 - Software testing framework for multiple operating system, hardware, and software configurations: Systems and methods are provided for testing software for use with a selected system configuration. The selected system configuration may include, for example, a selected operating system, a selected hardware configuration, a selected software configuration, and/or other information accessed by the software under test. The software calls a command line... Agent: Holland & Hart LLP

20080155344 - Recording medium for storing start position information for each zone and method of managing data using the information: A recording medium for storing start position information for each zone and a method of managing data using the information. In a disc having a plurality of zones which form a group, and a spare area which is allocated at the start portion or the end portion of the group... Agent: Stein, Mcewen & Bui, LLP

20080155345 - Apparatus and method for forming a bus transaction trace stream with simplified bus transaction descriptors: A method of monitoring bus transactions between masters and slaves includes generating simplified bus transaction descriptors to characterize bus transactions. Simplified bus transaction descriptors are consolidated to form a bus transaction trace stream. The bus transaction trace stream is routed to a probe.... Agent: Cooley Godward Kronish LLP

20080155346 - Network fault pattern analyzer: Network state information and network topology information associated with a network is retrieved and transformed using a meta-language. The transformed data is compared against known network fault patterns to identify a matching network fault signature. The matching network fault signature is used to diagnose potential cause(s) of network problems that... Agent: Hewlett Packard Company

20080155353 - Data processing apparatus and method for reducing trace bandwidth: A data processing apparatus and method are provided for reducing trace bandwidth. The data processing apparatus comprises logic for producing data elements, and trace logic for producing a stream of trace elements representative of at least some of the data elements. The trace logic has trace generation logic for generating... Agent: Nixon & Vanderhye, Pc

20080155350 - Enabling tracing operations in clusters of servers: A method and apparatus for enabling tracing operations in clusters of servers. An embodiment of a method includes receiving a first message at a first managed bean on a first server node of a cluster of servers, and enabling a performance trace of a computer application on the first server... Agent: Sap/blakely

20080155347 - Filesystem directory debug log: A system for handling debug log messages in a computerized device under test that has a filesystem and a communications link. A virtual debug folder provides one or more virtual folders wherein the debug log messages are stored as synthesized filenames. The virtual folders are then viewable via the communications... Agent: Nvidia C/o Murabito, Hao & Barnes LLP

20080155354 - Method and apparatus for collection and comparison of test data of multiple test runs: Embodiments of the invention include a novel testing apparatus and method that allows presentation and analysis of DUT test data collected over multiple test runs.... Agent: Verigy, Ltd.

20080155352 - Method and system for carrying out an operation based on a log record of a computer program: The invention provides a method and system for carrying out an operation based on a log record of a computer program.... Agent: Hoffman, Warnick & D'alessandro Llc

20080155351 - Method for combining multiple trace sources in an embedded system: A method to combine trace data for multiple systems within an embedded system is provided. This method involves coupling a set of trace sources within the embedded system to a trace system. A subset of trace source(s) may then be selected from the set of trace sources. The subset of... Agent: Garlick Harrison & Markison

20080155349 - Performing computer application trace with other operations: A method and apparatus for performing a computer application trace without interference with other operations. An embodiment of a method includes establishing a server session for a computer application, where the computer application is operating on a computer system. A trace session is established on the computer system, the trace... Agent: Sap/blakely

20080155356 - Processor-based system analysis automation: In an embodiment, data in a first processor-based system is captured and serialized into an XML format. The XML-formatted data is transmitted to a second processor-based system, it is deserialized into a non-XML format, and it is processed in the second processor-based system. The second processor-based system is substantially similar... Agent: Schwegman, Lundberg & Woessner/sap

20080155355 - System diagnostics using xml serialization and hash values: Information on program flow and/or data associated with program execution is captured in a processor-based system. This information may be in XML format. Captured data that is not in XML format is serialized into XML. The captured data may be used to diagnose and analyze the system.... Agent: Schwegman, Lundberg & Woessner/sap

20080155348 - Tracing operations in multiple computer systems: A method and apparatus for tracing operations in multiple computer systems. An embodiment of a method includes running a computer application, where the computer application operates on multiple computer systems, including a first system and a second system. The first system and the second system have different computer environments. A... Agent: Sap/blakely

20080155358 - Data relay device, storage device, and response delay monitoring method: A data relay device relays a read request from a source device to a destination device and relays data corresponding to the read request from the destination device to the source device. The data relay device monitors elapsed time from a time point at which a read request is relayed... Agent: Staas & Halsey LLP

20080155357 - Structural health monitoring network: A networked configuration of structural health monitoring elements. Monitoring elements such as sensors and actuators are configured as a network, with groups of monitoring elements each controlled by a local controller, or cluster controller. A data bus interconnects each cluster controller with a router, forming a networked group of “monitoring... Agent: Macpherson Kwok Chen & Heid LLP

20080155359 - Resetting of multiple processors in an electronic device: Automatic resetting of a group of multiple processors in an electronic device wherein the processors are arranged in either a cascade chain or master-slave configuration. Upon the receipt of an originating reset signal by any one of the multiple processors the remaining processors are reset upon receipt of a forced... Agent: Cheryl F. Cohen, Llc

20080155360 - Apparatus and method to repair an error condition in a device comprising a computer readable medium comprising computer readable code: An apparatus and method are disclosed to detect and repair an error condition in a device comprising a computer readable medium comprising computer readable code. The method supplies an engineering server comprising a configuration control database in communication with a product failure alert assembly. The method then interconnects the product... Agent: Dale F. Regelman Quarles & Brady, LLP

20080155361 - Error detection on medical high speed transmission routes: In a transmission error logging device, method and computer-readable medium for logging transmission errors that occur on a high speed transmission route of a medical technology diagnostic apparatus, the in-feed port for a signal is provided on the high speed transmission route and an error signal is generated upon detection... Agent: Schiff Hardin, LLP Patent Department

20080155362 - Test structure for characterizing multi-port static random access memory and register file arrays: A test structure for characterizing a production static random access memory (SRAM) array. The test structure includes a characterization circuit having multiple memory cell columns connected in series to form a ring configuration. The characterization circuit is fabricated on a wafer substrate in common with and proximate to a production... Agent: Dillon & Yudell LLP

20080155363 - Bist circuit device and self test method thereof: A BIST circuit device includes a test memory, a test result storage memory having the capacity equal to or larger than the capacity of the test memory, and a control circuit which performs a test for the test memory at an actual application frequency and stores the test result into... Agent: Amin, Turocy & Calvin, LLP

20080155364 - Non-volatile memory device and method for operating the memory device: A non-volatile memory may include a flag cell array, wherein each flag cell is arranged in the memory cell array interspersed among the plurality of memory cells. The flag cell array may include a plurality of flag cells indicating whether a corresponding row is MSB programmed. The non-volatile memory device... Agent: Harness, Dickey & Pierce, P.L.C

20080155365 - Scan chain architecture for increased diagnostic capability in digital electronic devices: A scan chain architecture includes a cascade of flip-flop cells each having at least one input and output or an inverted output. The output or inverted output of a flip-flop is connected to the input of the subsequent flip-flop. The connection between two consecutive flip-flops of the scan chain is... Agent: Allen, Dyer, Doppelt, Milbrath & Gilchrist P.a.

20080155366 - Data access method for serial bus: A data access method for serial bus is provided. During a write/read cycle, the write/read cycle is divided into a plurality of transmitting intervals and a plurality of suspending intervals. In each of the transmitting intervals, a clock signals is transmitted on a clock pin and a data signals is... Agent: Jianq Chyun Intellectual Property Office

20080155367 - System and method for a common testing framework: In an embodiment, a method provides an input and an expected test output for a unit test. The unit test is executed using a module under test and the input, thereby generating an actual test output. The actual and expected test outputs are serialized into XML, so that comparison and... Agent: Schwegman, Lundberg & Woessner/sap

20080155368 - Dynamically updating alias location codes with correct location codes during concurrent installation of a component in a computer system: During an initial generation/assignment of location codes for field replaceable units (FRUs) that are and/or may be attached to the computer system, the service processor provides an alias location code for each FRU not currently attached. When the service processor later detects a concurrent install of the FRU, the service... Agent: Dillon & Yudell LLP

20080155369 - Information processing apparatus, history management method: An information processing apparatus according to the present invention includes a controller for dividing data into a plurality of divided-data; a plurality of storage units for storing the plurality of divided-data, respectively; a plurality of storage controllers for writing the divided-data into the corresponding storage unit or reading out the... Agent: Staas & Halsey LLP

20080155370 - Error correction device and recording and reproducing device: An error correction device is a device detecting and correcting an error of uncorrected data. The error correction device includes a temporary storage buffer (data buffer) having a storage area divided into a plurality of units and storing the uncorrected data divided into storage area units, and an error correction... Agent: Foley And Lardner LLP Suite 500

20080155371 - Detection method for ack/nack signals and detector thereof: A detection method for ACK/NACK includes the steps of: (a) calculating a threshold between ACK and DTX, which includes two values, the first being proportional to a noise standard deviation after despreading the received signal, and the second depending on an estimated received signal for ACK, (b) calculating a threshold... Agent: Darby & Darby P.c.

20080155373 - Adaptive coding and modulation based on link performance prediction: One or more parameters of the communication link are monitored. A condition, which is based on values of one or more of the parameters monitored at a plurality of historical time instants, is evaluated. At least one feature of the transmitted data, selected from a group of features consisting of... Agent: Ladas & Parry

20080155372 - Methods and apparatus for improving error indication performance in systems with low-density parity check codes: The present invention is directed to methods and apparatus for improving error indication performance in systems employing low-density parity check (LDPC) codes. In one aspect, a method and apparatus for providing error indication based on full LDPC parity check re-encoding are provided. In an embodiment, an LDPC encoder is employed... Agent: Fiala & Weaver, P.l.l.c. C/o Intellevate

20080155374 - Error correcting device, method, and program: A device, method, and program are provided to prevent an increase of the probability of erroneous correction for a burst error having a length exceeding detection capability even if high correction capability is selected for a random error. In one embodiment, an apparatus corrects errors in a product code block... Agent: Gregory Smith

20080155375 - Selectively protecting a register file: In one embodiment, the present invention includes a method for protecting a value to be stored in a register of a register file with a first level of protection if the value is predicted to be used for a first time period, and protecting the value with a second level... Agent: Trop Pruner & Hu, Pc

20080155376 - Increasing error correction in data streams encoded with linear block code: Disclosed is an apparatus and method for increasing the error correction capabilities of a receiver circuit that receives a data stream of encoded data symbols that are encoded with a linear block code. Analog and digital comparator circuits are used to detect laser clipping or analog to digital converter overloading.... Agent: Cochran Freund & Young Llc

20080155377 - Method and apparatus for high speed optical recording: An optical storage medium recording apparatus is provided a data preparing and ECC encoding circuit that both prepares the data by combining different categories of data into data sequences in accordance with a data layout on the optical storage medium and encodes the combined data. The encoded data is temporarily... Agent: Ying Chen Chen Yoshimura LLP

20080155379 - Data storage device and data processing method: An exclusive OR (XOR) of user data (sector) 0, user data (sector) 1 and user data (sector) 2 is performed to provide virtual user data, thereby giving rise to a correlation of the sectors 0 to 2, and the virtual user data is appended with a second error correcting code... Agent: Harrington & Smith, Pc

20080155380 - Increasing the effectiveness of error correction codes and operating multi-level memory systems by using information about the quality of the stored data: The quality of data stored in a memory system is assessed by different methods, and the memory system is operated according to the assessed quality. The data quality can be assessed during read operations. Subsequent use of an Error Correction Code can utilize the quality indications to detect and reconstruct... Agent: Davis Wright Tremaine LLP - Sandisk Corporation

20080155378 - Memory modules with error detection and correction: A memory module having error detection and correction mechanisms is disclosed. The memory module includes a plurality of memory devices arranged in an array and a buffer device connected to the memory devices. The buffer device includes a register module for synchronizing and buffering a plurality of input signals to... Agent: Perkins Coie LLP Patent-sea

20080155381 - Low area architecture in bch decoder: An improvement to a key equation solver block for a BCH decoder, where the key equation solver block having a number of multiplier units specified by X, where: t*(7*t−1)/(codeword_len−3)≦X<(t+1), where t is a number of transmission errors for the key equation solver block to correct, and codeword_len is a length... Agent: Lsi Corporation

20080155382 - System and method for implementing a reed solomon multiplication section from exclusive-or logic: Various methods and systems for implementing Reed Solomon multiplication sections from exclusive-OR (XOR) logic are disclosed. For example, a system includes a Reed Solomon multiplication section, which includes XOR-based logic. The XOR-based logic includes an input, an output, and one or more XOR gates. A symbol X is received at... Agent: Campbell Stephenson LLP

20080155383 - Apparatus and method to generate, store, and read, a plurality of error correction coded data sets: An apparatus and method are disclosed to receive information and to generate, store, and read, a plurality of error correction coded data sets using that information. Applicants' storage controller receives information and generates (N) sets of error correction coded data, wherein (N) is greater than or equal to 2. The... Agent: Dale F. Regelman Quarles & Brady, LLP

20080155384 - Method for static fault code synchronization in an internal combustion engine: A method to synchronize Fault Code Memory between at least a first module and a second module in an engine controller unit; each said module in electronic communication with each other and having volatile and non volatile memory; said modules in electronic communication; when compatibility of versions of static fault... Agent: Rader, Fishman & Grauer Pllc

20080155385 - Apparatus and method to encode/decode block low density parity check codes in a communication system: An apparatus and method to encode a block Low Density Parity Check (LDPC) code in a signal transmission apparatus is disclosed. The method includes generating a first block LDPC codeword by encoding an information vector using a first parity check matrix when a code rate to be used in the... Agent: The Farrell Law Firm, P.c.

  
06/19/2008 > patent applications in patent subcategories.

20080148093 - Expandable exchange apparatus and a backup system thereof: An expandable exchange apparatus and a backup system thereof are disclosed. The expandable exchange apparatus is applicable to a plurality of terminal devices in a local area network (LAN). The expandable exchange apparatus includes a signal exchange unit having a network connection port and a plurality of terminal connection ports... Agent: Edwards Angell Palmer & Dodge LLP

20080148094 - Managing storage stability: Storage stability is managed. It is detected that a disk drive is requesting to be taken offline. The disk drive is begun to be treated as being in a probation state. If within an acceptable period of time the disk drive requests to be put back online, treatment of the... Agent: Richard M. Sharkansky

20080148095 - Automated memory recovery in a zero copy messaging system: The disclosed invention includes a method for automatically recovering memory in a zero copy messaging system. In the method, ownership can be established between process executing in different processing units and allocated portions of a shared memory pool. The shared memory pool can be remotely located from the processing units.... Agent: Patents On Demand, P.a.

20080148097 - Data center virtual tape off-site disaster recovery planning and implementation system: A system for planning and verifying off-site disaster recovery plans as well as implementing alternate fall back operations in the event of a disaster. The system includes at least one primary mainframe computer having an inboard catalog component, a primary emulated device controller connected to the primary computer, and a... Agent: Head, Johnson & Kachigian

20080148096 - Integrating content-laden media with storage system: Integrating content into a storage system with substantially immediate access to that content. Providing high reliability and relatively easy operation with a storage system using redundant information for error correction. Having the storage system perform a “virtual write,” including substantially all steps associated with writing to the media to be... Agent: Swernofsky Law Group Pc

20080148098 - Method of preventing erroneous take-over in a dual redundant server system: The present invention discloses a method for preventing erroneous take-over in a redundant server system, and the method is used for a server system having a primary server for continuously producing heartbeat packets and sending the heartbeat packets to a redundant server of the server system. If the redundant server... Agent: Bacon & Thomas, Pllc

20080148099 - Analysis of pipelined networks: This invention relates to a diagnostic tool for networks that process messages in stages such as pipelined networks. In a pipelined network comprising tiers of servers, each tier of servers communicates only with adjacent tiers in a communications flow that processes messages in a sequence of tiers. The tool requires... Agent: Christensen, O'connor, Johnson, Kindness, Pllc

20080148100 - Control panel assembly method for a fitness equipment meter: The present invention is a control panel assembly method for a fitness equipment meter. The processors of the A/D module and IC module are integrated into a single processor, namely, all control firmware and electric components of the control panel as well as the control program are combined into a... Agent: Egbert Law Offices

20080148101 - System, method, and device including built-in self tests for communication bus device: A method, device, and system including built-in self tests for a communication bus device is disclosed. In one form, a method of testing a device operable to be coupled to a communication port an information handling system includes accessing a configuration descriptor of a first device operable to be coupled... Agent: Larson Newman Abel Polansky & White, LLP

20080148102 - Method for enhancing debugging of runtime memory access errors by using an integrated visualization tool and a runtime memory error detection tool: A method for enhancing debugging of runtime memory access errors by using an integrated heap visualization tool and a runtime memory error detection tool. The method includes displaying a plurality of memory allocations. The method further includes selecting a portion of memory. The method proceeds by analyzing the selected portion... Agent: Cantor Colburn LLP - Ibm Lotus

20080148103 - Apparatus and method for monitoring and debugging query execution objects: Nodes in a query execution data structure have monitor and dump methods defined. The monitor method enables the collection of information from the node. The dump method outputs the monitored information from each node. A monitor and debug mechanism of the preferred embodiments includes a graphical user interface that allows... Agent: Martin & Associates, Llc

20080148104 - Detecting an agent generating a parity error on a pci-compatible bus: Methods, apparatus, and products are disclosed for detecting an agent generating a parity error on a PCI-compatible bus that include detecting, by an administrative agent on the bus, a parity error that occurred during a transaction on a PCI-compatible bus that connects a plurality of agents for data communications, retrieving,... Agent: Ibm (rps-blf) C/o Biggers & Ohanian, LLP

20080148105 - Method, computer system and management computer for managing performance of a storage network: Provided is a method of controlling a computer system which includes a host computer and one or more storage systems coupled to the host computer via a network, wherein the first processor executes an application job which executes data I/O in a logical storage area; the second processor executes a... Agent: Mattingly, Stanger, Malur & Brundidge, P.c.

20080148106 - Evaluating performance of binary classification systems: Methods and apparatus are described for evaluating a binary classification system operable to classify each of a plurality of events as a first event type or a second event type. At least some of the events of the first event type are independently verifiable with reference to verification data. The... Agent: Beyer Weaver LLP/yahoo

20080148107 - Electronic control device: An electronic control device according to an embodiment of the present invention includes an arithmetic device such as a microcomputer having a watchdog timer circuit, and a runaway monitoring circuit which monitors the arithmetic device for an operational failure by receiving a pulse output from the arithmetic device, in which... Agent: Oliff & Berridge, Plc

20080148108 - Separate handling of read and write of read-modify-write: Separate handling of read and write operations of Read-Modify-Write Commands in an XDR™ memory system is provided. This invention allows the system to issue other commands between the reads and writes of a RMW. This insures that the dataflow time from read to write is not a penalty. A RMW... Agent: Ibm Corp. (wip) C/o Walder Intellectual Property Law, P.c.

20080148109 - Implicating multiple possible problematic components within a computer system using indicator light diagnostics: A computer system is provided that utilizes a plurality of indicator lights associated with components within the computer system. In this computer system, BIOS logic is configured to detect errors within the system and determine causes for the errors. A service processor, in communication with the BIOS logic, is configured... Agent: Hoffman Warnick & Dalessandro Llc

20080148110 - System and method for searching error messages: A user interface component receives an input error message. A query enhancer component derives error messages from the input error messages using error pattern(s) representative of the input error message and error sub-pattern(s) of the error pattern(s). A result aggregator component inputs each error message to search engines, receives search... Agent: Frederick W. Gibb, Iii Gibb & Rahman, Llc

20080148111 - Method and apparatus for recovering protocol error in a wireless communications system: A method for recovering a protocol error in a receiver of a wireless communications system includes receiving a packet including a compressed and ciphered header, performing a deciphering procedure on the header according to at least a deciphering parameter to get a deciphered result, performing a decompression procedure on the... Agent: Birch, Stewart, Kolasch & Birch, LLP

20080148112 - Protective system for an installation and a method for checking a protective system: The invention relates to a protective system for an installation, in particular for a gas-turbine installation, in which all the fail-safe protective circuits with reaction time requirements of greater than 50 milliseconds are routed via a more fail-safe programmable logic automation system. For all the other protective circuits with reaction... Agent: Siemens Corporation Intellectual Property Department

20080148113 - Recording medium having spare area for defect management and information on defect management, and method of allocating spare area and method of managing defects: When a primary spare area is allocated for slipping replacement and linear replacement upon initialization, and a remaining portion of the primary spare area after slipping replacement and allocated for linear replacement after initialization are insufficient, a supplementary spare area is allocated. The sizes of the primary and supplementary spare... Agent: Stein, Mcewen & Bui, LLP

20080148114 - Redundancy programming for a memory device: A method for implementing redundancy programming in a memory macro of an integrated circuit chip. It is assumed that all fails are row fails until determined to be bitline fails, test patterns are passed back to the failure detecting circuit when a wordline destination of the test patterns has previously... Agent: Schmeiser, Olsen & Watts

20080148115 - High-speed programming of memory devices: A method for operating a memory that includes a plurality of analog memory cells includes storing data in a first group of the memory cells by writing respective first cell values to the memory cells in the first group. After storing the data, respective second cell values are read from... Agent: Darby & Darby P.c.

20080148116 - Method for memory cell characterization using universal structure: A test method includes providing an integrated circuit, where the integrated circuit includes a memory base cell, where the memory base cell includes a first storage node set, a second storage node set, a set of other nodes, and a set of circuit elements each having a plurality of terminals,... Agent: Texas Instruments Incorporated

20080148118 - Method and system for protecting processors from unauthorized debug access: A method for securing a scan test architecture by performing an authentication operation to authorize use of a protected scan chain.... Agent: Transmeta C/o Murabito, Hao & Barnes LLP

20080148117 - Multicore chip test: An integrated chip architecture is provided which allows for efficiently testing multiple cores included in the integrated chip architecture. In particular, the provided approach enables the test time and the number of required Input/Output test pins is nearly independent from the number of cores included in the multicore chip. The... Agent: Meyertons, Hood, Kivlin, Kowert & Goetzel (amd)

20080148119 - Apparatus for built-in speed grading and method for generating desired frequency for the same: A method for Built-In Speed Grading (BISG) comprises a Circuit Under Test (CUT) with Built-In Self-Test (BIST) circuitry, an All-Digital Phase-Locked Loop (ADPLL), and a BISG, to automatically decide the maximum operating frequency of the CUT. The search process for this maximum operating frequency is conducted by a binary search... Agent: Wpat, Pc Intellectual Property Attorneys

20080148120 - Storing multicore chip test data: An integrated chip architecture is provided which allows for efficiently testing multiple cores included in the integrated chip architecture and storing corresponding diagnosis data which include an indication of the failure-causing test data and the corresponding test analysis data. Embodiments are provided which enable that the test time and the... Agent: Meyertons, Hood, Kivlin, Kowert & Goetzel (amd)

20080148121 - Error correction apparatus and method for digital device: An improved error correction apparatus and method for a digital device are provided. An error correction apparatus includes at least one client module outputting an error detection signal, if an error is detected; and a controller for analyzing the error and controlling the client module to correct the error, if... Agent: The Farrell Law Firm, P.c.

20080148123 - Correcting for data losses with feedback and response: A digital content transmission and reception system that uses feedback and re-transmission of missing content is described. A content transmission system broadcasts a complete set of digital content to a plurality of content reception systems via a communication link. A content reception system receives a corresponding incomplete set of digital... Agent: Intel/blakely

20080148122 - Method and device for transmitting data according to a hybrid arq method: To achieve a greater flexibility when transmitting data according to a hybrid ARQ method, preferably when used in a mobile radio system, a channel-coded bit stream is divided into at lest one first bit stream (A) and one second bit stream (B, C), whereby these parallel bit streams (A-C) are... Agent: Bell, Boyd & Lloyd, LLP

20080148124 - Method and system for detecting and correcting errors while accessing memory devices in microprocessor systems: Systems and methods for ensuring data integrity in a data processing system are disclosed. The method may include monitoring when data for a specified device is available for error correction code generation. A new error correction code may be generated in hardware for the data, based on the indicated size... Agent: Mcandrews Held & Malloy, Ltd

20080148127 - Error correction coding apparatus and error correction decoding apparatus: An error correction coding apparatus divides transmission information sequences in n subframes (n is an arbitrary natural number) into n1 subframes (n1 is a natural number<n) and n2 subframes (n2 is a natural number which satisfies n1+n2=n), block-codes the n1 subframes for every m1 subframes (m1 is a factor of... Agent: Birch Stewart Kolasch & Birch

20080148125 - Iterative decoder with early-exit condition detection and methods for decoding: Embodiments of an iterative decoder with early-exit condition detection and methods for decoding are generally described herein. Other embodiments may be described and claimed. In some embodiments, a first codeword is generated from decoded bits after one or more half-iterations of an iterative decoder, a second codeword from decoded bits... Agent: Schwegman, Lundberg & Woessner, P.a.

20080148126 - Method, system, and apparatus for ecc protection of small data structures: Data structures of different sizes may be stored in memory using different ECC schemes. A memory device may include multiple ECC engines to support error correction operations on different sized data structures.... Agent: Trop, Pruner & Hu, P.c.

20080148129 - Error detection and correction using error pattern correcting codes: In general, the disclosure describes techniques for detecting and correcting single or multiple occurrences of data error patterns. This disclosure discusses the generation and application of high-rate error-pattern-correcting codes to correct single instances of targeted error patterns in codewords, and to further correct a significant portion of multiple instances of... Agent: Shumaker & Sieffert, P. A.

20080148128 - Lazy scheduling for ldpc decoding: A codeword is decoded by receiving a codeword representation that includes a plurality of soft bits and iteratively updating the soft bits. Whether each soft bit participates in at least some iterations is determined according to a selection criterion, e.g., probabilistically, or according to iteration number, or according to the... Agent: Mark M. Friedman

20080148130 - Method and apparatus of cache assisted error detection and correction in memory: A memory and a method of correcting and detecting an error in a codeword of a memory are presented. The method includes detection and correction of an error in a bit of the codeword by an error deception and correction engine, storing error correction information of the error in a... Agent: Pearl Cohen Zedek Latzer, LLP

20080148131 - Command packet packing to mitigate crc overhead: In an embodiment, a node comprises a packet scheduler configured to schedule packets to be transmitted on a link and an interface circuit coupled to the packet scheduler and configured to transmit the packets on the link. The interface circuit is configured to generate error detection data covering the packets,... Agent: Lawrence J. Merkel Meyertons, Hood, Kivlin, Kowert & Goetzel, P.c.

20080148132 - Error detection and correction scheme for multi-level cell nand flash: An error detection and correction scheme for multi-level cell memory arrays is disclosed. By separating adjacent bits of data into multiple bit streams, the likelihood of error correction is increased.... Agent: Trop, Pruner & Hu, P.c.

20080148134 - Digital data decoding apparatus and digital data decoding method: According to one embodiment, a digital data decoding apparatus has a path computing device adding branch metrics of all paths in an input data series from the path at a state of a current time to the path at a state of a next time to path metrics of the... Agent: Knobbe Martens Olson & Bear LLP

20080148133 - Early termination controller for iterative fec decoders and method therefor: A method, apparatus and system for improving block error rate performance of a receiver having an iterative decoder in a communication system, the method, apparatus and system includes receiving an encoded frame of data, the encoded frame of data includes a quantity of code blocks where each code block has... Agent: Christopher & Weisberg, P.a.

20080148136 - Apparatus and method for transmitting/receiving data in a mobile communication system: A method and apparatus for transmitting/receiving data between a RLC RESET sender and a RLC RESET receiver in a mobile communication system. In the RLC RESET operation of the mobile communication system, the present invention provides information on the normally received packet of each RLC entity's receiving side to the... Agent: The Farrell Law Firm, P.c.

20080148135 - Partial crc insertion in data packets for early forwarding: In an embodiment, a node comprises a packet scheduler configured to schedule a packet to be transmitted on the link, the packet comprising a command and associated packet data. Coupled to the packet scheduler and configured to transmit the packet on the link, and interface circuit is configured to generate... Agent: Lawrence J. Merkel Meyertons, Hood, Kivlin, Kowert & Goetzel, P.c.

  
06/12/2008 > patent applications in patent subcategories.

20080141064 - System and methods for on-demand document provisioning using ad hoc networking: A method of providing data content obtained from one or more network-connected nodes to a mobile computing device is provided. The method includes determining whether a previously-established network connection between the mobile computing device and a network-connected node has been interrupted after the mobile computing device receives a first set... Agent: Akerman Senterfitt

20080141066 - Method and system for intelligent and adaptive exception handling: A method and system for handling errors and exceptions in an ERP environment are disclosed. According to one aspect of the present invention, a condition or event causes a script-engine associated with a particular ERP server to generate an error message. The error message is communicated to a centralized controller-node.... Agent: Blakely Sokoloff Taylor & Zafman

20080141065 - Parallel computer system: A parallel computer system automatically detects various troubles that may occur during computations using the parallel computer system so as to automatically cope with those troubles in such environment as in a design optimization using an evolutionary optimization in which a long time is required for one computation. A parallel... Agent: Squire, Sanders & Dempsey L.l.p.

20080141068 - Cost reduction schema for advanced raid algorithms: A signal bearing medium tangibly embodying a program of machine-readable instructions executable by a processor to perform operations to read information stored in a storage system. The storage system includes a controller coupled to a plurality of type I performance class disk drives and at least one type II performance... Agent: Cardinal Law Group

20080141067 - Memory device and method of controlling access to such a memory device: The present invention provides a memory device comprising a memory array having a plurality of memory regions, and a plurality of data path access units, each data path access unit being associated with at least one memory region. Each memory region has at least one associated memory region selected such... Agent: Nixon & Vanderhye, Pc

20080141069 - Back-up supply for devce registration: An embodiment of the present invention includes a technique to provide back-up power. A detector detects if a power source to a main supply is removed. A back-up supply provides back-up power when the power source is removed. A device registration unit transmits a message containing an identification (ID) code... Agent: Blakely Sokoloff Taylor & Zafman

20080141070 - Method and apparatus for correlating an out-of-range condition to a particular power connection: Techniques for identifying UPS-sub-system interconnections using manual data, UPS identification signals, and variations in UPS voltage variations that produce error signals. Once interconnections have been identified an operating system can check the UPS/sub-system topology to isolate potential errors and/or to enable controlled shut-down of sub-systems in case of potential power... Agent: Ibm Corporation, Intellectual Property Law Dept 917, Bldg. 006-1

20080141071 - Pre-mortem waveform trace generation for hardware description language simulators: A computer implemented method, system and computer program product for providing a waveform trace of a last plurality of cycles of a simulation prior to occurrence of an error in the simulation. A computer implemented method in a data processing system for providing a waveform trace for a last plurality... Agent: Ibm Corp (ya) C/o Yee & Associates Pc

20080141072 - Systems and methods for predicting failure of electronic systems and assessing level of degradation and remaining useful life: Disclosed are systems and methods for prognostic health management (PHM) of electronic systems. Such systems and methods present challenges traditionally viewed as either insurmountable or otherwise not worth the cost of pursuit. The systems and methods are directed to the health monitoring and failure prediction of electronic systems, including the... Agent: Basch & Nickerson LLP

20080141073 - Bios debugging system and method: A basic input/output system (BIOS) debugging system and method, which is applicable to a BIOS that has a debugging mechanism hidden by the BIOS in normal operation. The debugging method includes the following steps of (1) determining in a power on self test executed by the BIOS whether at least... Agent: Edwards Angell Palmer & Dodge LLP

20080141074 - Error detector and error detection method: An error detector has a parity bit generator which generates error detection data for data strings sent from a CPU I/F to a memory, a parity checker which detects an error in the data strings output from the memory based on the error detection data, and a selector circuit which... Agent: Oliff & Berridge, Plc

20080141075 - Method and apparatus for testing a memory chip: An apparatus and methods for testing an integrated device comprising memory a test device are provided. At least two data inputs of the memory are coupled to a data output of the test device. As an alternative, at least two data outputs of the memory are coupled to a data... Agent: Patterson & Sheridan, LLP Gero Mcclellan / Qimonda

20080141076 - System and method of reporting error codes in an electronically controlled device: A method of reporting errors in an electronically controlled device, comprises generating a first bit field representative of a severity of an internal error, generating a second bit field representative of a location of the internal error; and generating a third bit field representative of a cause of the internal... Agent: Hewlett Packard Company

20080141078 - Non-inline transaction error correction: Non-inline transaction error correction is disclosed. Where a transaction being processed in a pipeline is determined to include a correctable error, it is output, or drained, from the pipeline into an error queue. The pipeline is switched from a normal mode of operation to a correction mode of operation. In... Agent: Law Offices Of Michael Dryja

20080141077 - System and method for continuous logging of correctable errors without rebooting: In some embodiments, the invention involves a system and method to continuously log correctable errors without rebooting by changing the granularity of the error detection and logging mechanism. A mask register is used to identify which errors are to be logged. Other embodiments are described and claimed.... Agent: Intel Corporation C/o Intellevate, Llc

20080141079 - Cooperative relaying using dirty paper coding: A method for transmitting a signal in a wireless network includes sending a first signal from a first source to a first intermediate station. A second signal is sent from a second source to a second intermediate station. The first signal is additionally received by the second intermediate station. The... Agent: Siemens Corporation Intellectual Property Department

20080141080 - Storage medium for estimating and improving test case generation: A technique for estimating and improving the test coverage for large machines, while accumulating minimum information of past test cases (i.e., minimum feedback) is provided. The technique is scalable in the sense that the number of machine instructions needed to measure the test coverage can range from a few instructions... Agent: Cantor Colburn LLP-ibm Poughkeepsie

20080141081 - Recording medium having spare area for defect management and information on defect management, and method of allocating spare area and method of managing defects: When a primary spare area is allocated for slipping replacement and linear replacement upon initialization, and a remaining portion of the primary spare area after slipping replacement and allocated for linear replacement after initialization are insufficient, a supplementary spare area is allocated. The sizes of the primary and supplementary spare... Agent: Stein, Mcewen & Bui, LLP

20080141082 - Test mode multi-byte programming with internal verify and polling function: A method, device, and processor-readable medium for testing semiconductor devices. A method for testing a semiconductor device comprises: a) entering a multi-byte programming mode; b) programming a plurality of bytes, each byte programmed with identical data; and c) verifying each programmed byte one byte at a time, returning to step... Agent: Schwegman, Lundberg & Woessner / Atmel

20080141083 - Integrated circuit with jtag port, tap linking module, and off-chip tap interface port: An IC includes an IEEE 1149.1 standard test access port (TAP) interface and an additional Off-Chip TAP interface. The Off-Chip TAP interface connects to the TAP of another IC. The Off Chip TAP interface can be selected by a TAP Linking Module on the IC.... Agent: Texas Instruments Incorporated

20080141084 - System for estimating and improving test case generation: A technique for estimating and improving the test coverage for large machines, while accumulating minimum information of past test cases (i.e., minimum feedback) is provided. The technique is scalable in the sense that the number of machine instructions needed to measure the test coverage can range from a few instructions... Agent: Cantor Colburn LLP-ibm Poughkeepsie

20080141087 - core circuit test architecture: A scan test architecture facilitates low power testing of semiconductor circuits by selectively dividing the serial scan paths into shorter sections. Multiplexers between the sections control connecting the sections into longer or shorted paths. Select and enable signals control the operation of the scan path sections. The output of each... Agent: Texas Instruments Incorporated

20080141086 - Chip level scan chain planning for hierarchical design flows: A scan chain planning method uses physical data with a hierarchical design to optimize chip level scan chains. Specifically, location data of physical blocks is used to determine optimal partitioning of the hierarchical design to balance chip level scan chains and reduce the number block scan ports by determining optimal... Agent: Silicon Valley Patent Group LLP

20080141085 - Process for identifying the location of a break in a scan chain in real time: A process for identifying the location of a break in a scan chain in real time as fail data is collected from a tester. Processing a test pattern before applying it on a tester provides a signature enabling a method for a tester to identify a scan cell which is... Agent: Patentry

20080141088 - Method and apparatus for test of asynchronous pipelines: A method and apparatus for test of asynchronous pipelines. An asynchronous data pipeline includes first and second pluralities of pipeline stages in an alternating sequence. Each of the pipeline stages includes a control circuit, a latch circuit configured to latch data responsive to an indication from the control circuit, and... Agent: Mhkkg/sun

20080141089 - Semiconductor integrated circuit and system lsi: In a semiconductor integrated circuit 11, there is constructed a test expected value programming circuit 100 having an input/input-output pad 103 for retrieving a ground/power-source signal 104 from a ground terminal 30 or a power source terminal 31 connected to the semiconductor integrated circuit 11, a switch 105 for selectively... Agent: Mcdermott Will & Emery LLP

20080141090 - Quantized data-dependent jitter injection using discrete samples: Methods, system, and computer programs for compensating for introducing data dependent jitter into a test signal using a testing instrument are disclosed. The method includes generating a test pattern that comprises a plurality of intervals. Each of the intervals includes a number of redundant samples that correspond to a sample... Agent: Fish & Richardson P.c.

20080141091 - Method and apparatus for recovering from errors in transmission of encoded video over a local area network: A video communication arrangement includes a transmitter for transmitting a digitally encoded video stream to a receiver associated with a video rendering device. The digitally encoded video stream including a plurality of frames. The arrangement also includes a frame locator for identifying locations from which the frames are available for... Agent: Motorola, Inc. Law Department

20080141092 - Network protocol for network communications: A network protocol is disclosed in which the network switch reports failure to transmit a message or packet to the source computer of a multiple computer system. The destination computer(s) is/are then instructed by the source computer to re-initialize the relevant memory locations. A transaction identifier (TID) is used to... Agent: Perkins Coie LLP

20080141093 - Apparatus and method for transmitting forward/reverse ack/nack in mobile communication system: Disclosed is a method and an apparatus for efficient ACKnowledgment/NonACKnowledgement (ACK/NACK) transmission in order to transmit forward data for multiple layers and support Hybrid Automatic Retransmission reQuest (HARQ) for each layer in a mobile communication system. The method includes determining whether transmission of the ACK/NACK is for a first layer... Agent: The Farrell Law Firm, P.c.

20080141094 - Outer coding methods for broadcast/multicast content and related apparatus: Transmission techniques are provided that improve service continuity and reduce interruptions in delivery of content that can be caused by transitions that occur when the User Equipment (UE) moves from one cell to the other, or when the delivery of content changes from a Point-to-Point (PTP) connection to a Point-to-Multipoint... Agent: Qualcomm Incorporated

20080141096 - Decoding apparatus and method: A decoding apparatus and method are described. The decoder includes N successive decoder groups numbered 1 to N arranged in series. Each decoder group includes primary decoding means for decoding the first sequence of codewords in combination with the source sequence of symbols to produce a sequence of primary decoded... Agent: Panitch Schwarze Belisario & Nadel LLP

20080141095 - Method and system for encoding and decoding information with modulation constraints and error control: A method and system for encoding a segment of user data words into a segment of code words so that both modulation constraints and a predetermined parity-check constraint are satisfied. Each segment of the user data is partitioned into several data words, and encoded separately by first and second types... Agent: Beyer Weaver LLP

20080141097 - Outer coding methods for broadcast/multicast content and related apparatus: Transmission techniques are provided that improve service continuity and reduce interruptions in delivery of content that can be caused by transitions that occur when the User Equipment (UE) moves from one cell to the other, or when the delivery of content changes from a Point-to-Point (PTP) connection to a Point-to-Multipoint... Agent: Qualcomm Incorporated

20080141099 - Data storage device and data processing method: An exclusive OR (XOR) of user data (sector) 0, user data (sector) 1 and user data (sector) 2 is performed to provide virtual user data, thereby giving rise to a correlation of the sectors 0 to 2, and the virtual user data is appended with a second error correcting code... Agent: Harrington & Smith, Pc

20080141098 - Low density parity check encoder using costas array, and channel encoder of high speed portable internet system comprising the same and channel encoding method: The present invention provides an LDPC encoder, a channel encoder of a portable internet system including the LDPC encoder, and an encoding method thereof. The LDPC encoder according to the present invention generates a Costas array, shifts it, generates an analogous circulation parity check matrix having a repeated pattern from... Agent: Jefferson Ip Law, LLP

20080141100 - Semiconductor memory device having single-level cells and multi-level cells and method of driving the semiconductor memory device: A semiconductor memory device that performs an error control operation when an error exists in an externally received command or an externally received address, and a method of driving the semiconductor memory device are provided. The semiconductor memory device includes a memory cell array having a single-level cell area and... Agent: Mills & Onello LLP

20080141101 - Clock jitter detector: A detector to detect the magnitude of the jitter that may occur in a first clock signal and a second clock signal and to generate an alarm signal if the magnitude of the jitter exceeds the threshold value. The detector comprises a one-hot register storing a one-hot value comprising a... Agent: Intel/blakely

20080141102 - Instruction sequence verification to protect secured data: Intended for an information security application, particularly in networked information systems, the present invention includes two methods and systems for verifying a current performance of a command by a controller. A first cyclic redundancy check (CRC) for the command is prestored in memory. A second CRC for the command is... Agent: Sterne, Kessler, Goldstein & Fox P.l.l.c.

20080141104 - Transmission device: Disclosed is a transmission device in a communication system in which a systematic code obtained by systematic encoding of information bits into which dummy bits are inserted and by deleting the dummy bits from the results of the systematic encoding is transmitted and, on the receiving side, the dummy bits... Agent: Bingham Mccutchen LLP

20080141103 - Transmission device, encoding device and decoding device: Disclosed is a transmission device which transmits a systematic code obtained by adding parity bits to information bits. When the code rate of the systematic code is a value in a specific range determined by the decoding characteristic in a case where dummy bits are not inserted, a dummy bit... Agent: Bingham Mccutchen LLP

20080141105 - Transmission apparatus, reception apparatus, and data transmission method: A transmission apparatus is disclosed that includes an error detection code length calculating part for determining an error detection code length to be added to transmission data based on communication quality data of a reception apparatus, a calculating part for obtaining an error detection code having the error detection code... Agent: Bingham Mccutchen LLP

  
06/05/2008 > patent applications in patent subcategories.

20080133960 - Common semantic model of management of a supply chain: A method and apparatus of a supply module having a business object module to least one schema to describe the supply chain data, a XML-based language module to process the at least one schema and a SQL code generator module to sequence of SQL instructions to perform a query of... Agent: Raj Abhyanker, LLP C/o Intellevate

20080133961 - Debug card: A debug card includes a controlling chipset and a VGA connector. The controlling chipset includes a data storage module, a data transforming module, and a VGA controller. The data storage module stores data received from a computer system, which represents the status of the computer system. The data transforming module... Agent: Pce Industry, Inc. Att. Cheng-ju Chiang

20080133963 - Method and computer system for failover: In a computer system wherein plural servers are connected with an external disk device via a network, each server incorporates therein a logic partition module for configuring at least one logic partition in the server, and the operating system stored in the logic partition is booted by the boot disk... Agent: Mattingly, Stanger, Malur & Brundidge, P.c.

20080133962 - Method and system to handle hardware failures in critical system communication pathways via concurrent maintenance: A method of preventing failed field replaceable units (FRUs) directly connected to an interprocessor bus or fabric from interfering with the operation of a computer system during concurrent maintenance operations. When a FRU fails a concurrent maintenance operation, the service processor stores identification information corresponding to the failed FRU in... Agent: Dillon & Yudell LLP

20080133964 - Remote test station configuration: An online test platform facilitates the configuration, development, delivery, and management of educational tests with interactive participation by students, teachers, proctors, and administrators even when some or all of them are remotely located. The platform may include an installation