FREE patent keyword monitoring and additional FREE benefits. http://images1.freshpatents.com/images/triangleright (1K) REGISTER now for FREE triangleleft (1K)
FreshPatents.com Logo    FreshPatents.com icons
Monitor Keywords Patent Organizer File a Provisional Patent Browse Inventors Browse Industry Browse Agents
  
Browse Inventors: A | B | C | D | E | F | G | H | I | J | K | L | M | N | O | P | Q | R | S | T | U | V | W | X | Y | Z

Eric Nequist patents

Recent bibliographic sampling of Eric Nequist patents listed/published in the public domain by the USPTO (USPTO Patent Application #,Title):



05/24/12 - 20120131524 - Method and mechanism for identifying and tracking shape connectivity
A method and mechanism is disclosed for identifying and tracking nets in an electrical design. A hierarchical design does not have to be flattened to perform the operation of identifying and tracking nets. To identify sets of connected shapes, instead of having to unfold the entire design hierarchy, only the...
Inventors: Eric Nequist (Cadence Design Systems, Inc.)

12/22/11 - 20110314432 - Method and system for implementing efficient locking to facilitate parallel processing of ic designs
Disclosed is an improved method and system for implementing parallelism for execution of electronic design automation (EDA) tools, such as layout processing tools. Examples of EDA layout processing tools are placement and routing tools. Efficient locking mechanism are described for facilitating parallel processing and to minimize blocking....
Inventors: David Cross, Eric Nequist (Cadence Design Systems, Inc.)

04/21/11 - 20110093826 - Method and system for model-based routing of an integrated circuit
Disclosed is a method, system, and computer program product for implementing model-based floorplanning, layout, placement, and routing. Models are used to guide the placement and routing of polygons on the IC layout based upon predictions of manufacturing variations....
Inventors: David White, Eric Nequist (Cadence Design Systems, Inc.)

08/06/09 - 20090199139 - Method, system, and computer program product for improved electrical analysis
An improved method, system, user interface, and computer program product is described for using a memory and learning component to improve capacitance and resistance estimates based on the types of layouts and devices being evaluated. According to some approaches, a learning component is implemented that uses recommended test sets from...
Inventors: David White, Matthew Liberty, Eric Nequist, Michael Mcsherry

07/02/09 - 20090172625 - Method and mechanism for performing clearance-based zoning
A method and mechanism is disclosed for identifying spacing and clearance based rule violations in an IC design. Shadows are employed to identify spacing and clearance based rule violations. The shadow approach of is particularly useful to identify width-dependent spacing and clearance violations, while avoiding false positives that exist with...
Inventors: Eric Nequist (Cadence Design Systems, Inc.)

07/02/09 - 20090172623 - Method and system for implementing efficient locking to facilitate parallel processing of ic designs
Disclosed is an improved method and system for implementing parallelism for execution of electronic design automation (EDA) tools, such as layout processing tools. Examples of EDA layout processing tools are placement and routing tools. Efficient locking mechanism are described for facilitating parallel processing and to minimize blocking....
Inventors: David Cross, Eric Nequist (Cadence Design Systems, Inc.)

04/02/09 - 20090089720 - Method and mechanism for identifying and tracking shape connectivity
A method and mechanism is disclosed for identifying and tracking nets in an electrical design. A hierarchical design does not have to be flattened to perform the operation of identifying and tracking nets. To identify sets of connected shapes, instead of having to unfold the entire design hierarchy, only the...
Inventors: Eric Nequist

Cadence Design Systems, Inc.

Archived*
(*May have duplicates - we are upgrading our archive.)

20120131524 - Method and mechanism for identifying and tracking shape connectivity


###

The bibliographic references displayed about Eric Nequist's patents are for a recent sample of Eric Nequist's publicly published patent applications. The inventor/author may have additional bibliographic citations listed at the USPTO.gov. FreshPatents.com is not associated or affiliated in any way with the author/inventor or the United States Patent/Trademark Office but is providing this non-comprehensive sample listing for educational and research purposes using public bibliographic data published and disseminated from the United States Patent/Trademark Office public datafeed. This information is also available for free on the USPTO.gov website. If Eric Nequist filed recent patent applications under another name, spelling or location then those applications could be listed on an alternate page. If no bibliographic references are listed here, it is possible there are no recent filings or there is a technical issue with the listing--in that case, we recommend doing a search on the USPTO.gov website.

###



Sign up for the FreshPatents.com FREE Keyword Monitor and check for keyword phrases (ie. "RFID" , "wireless", "web development", "fuel cells" etc.)...You will be notified when new patent applications and inventions are published that match your keywords. Also you can save for later research public patent/invention documents using our FREE Organizer. It takes only 30 seconds to sign up or login.