|Electronic digital logic circuitry patents - Monitor Patents|
USPTO Class 326 | Browse by Industry: Previous - Next | All
Recent | 14: Sep | Aug | Jul | Jun | May | Apr | Mar | Feb | Jan | 13: Dec | Nov | Oct | Sep | Aug | Jul | Jun | May | Apr | Mar | Feb | Jan | 12: Dec | Nov | Oct | Sep | Aug | July | June | May | April | Mar | Feb | Jan | 11: Dec | Nov | Oct | Sep | Aug | Jul | Jun | May | Apr | Mar | Feb | Jan | 10: Dec | Nov | Oct | Sep | Aug | Jul | Jun | May | Apr | Mar | Feb | Jan | | 09: Dec | Nov | Oct | Sep | Aug | Jl | Jn | May | Apr | Mar | Fb | Jn | | 2008 | 2007 |
Electronic digital logic circuitryBelow are recently published patent applications awaiting approval from the USPTO. Recent week's RSS XML file available below.
Listing for abstract view: USPTO application #, Title, Abstract excerpt,Patent Agent. Listing format for list view: USPTO National Class full category number, title of the patent application. 09/18/2014 > 10 patent applications in 9 patent subcategories.
20140266296 - Reconfigurable multi-port physical unclonable functions circuit: A reconfigurable multi-port physical unclonable functions (RM-PUFs) circuit, including: an input signal interface, a first control circuit module, at least two RM-PUFs circuit units, and an output signal interface. Each RM-PUFs circuit unit includes a second control circuit module, an input module, an output module, and a deviation generation module.... Agent: Ningbo University
20140266297 - Hardware-embedded key based on random variations of a stress-hardened inegrated circuit: An IC cell designed to assert one of multiple possible output states, each with equal probability, implemented to assert a pre-determined one of the multiple output states based on random variations within the IC cell, such as random process variations. An array of IC cells is configurable to provide a... Agent:
20140266299 - Circuit and method for on-die termination, and semiconductor memory device including the same: An on-die termination (ODT) circuit includes a calibration unit, an offset-code generating unit, an adder, and an ODT unit. The calibration unit generates a pull-up code and a pull-down code. The offset-code generates a pull-up offset code and a pull-down offset code based on a mode-register-set signal, the pull-up code,... Agent: Samsung Electronics Co., Ltd.
20140266298 - Termination circuits capable of receiving data signals in different formats for performing impedance matching: A termination circuit is provided. The termination circuit includes a first receiving terminal, a second receiving terminal, a first resistive device, a second resistive device, a third resistive device, a fourth resistive device and a first switch. The first receiving terminal receives a first data signal. The second receiving terminal... Agent: Mediatek Inc.
20140266300 - Phase-change material reconfigurable circuits: One embodiment of the invention includes a reconfigurable circuit comprising a phase-change material switch. The phase-change material switch includes an actuation portion configured to receive a control signal having one of a first state and a second state and to emit a first heat profile in response to the first... Agent: Northrop Grumman Systems Corporation
20140266301 - Programmable logic device: A programmable logic device that verifies whether configuration data is stored correctly is provided. The programmable logic device includes a configuration memory storing configuration data input to a first wiring and a switch controlling conduction or non-conduction between a second wiring and a third wiring in accordance with the configuration... Agent: Semiconductor Energy Laboratory Co., Ltd.
20140266302 - Elements to counter transmitter circuit performance limitations: Embodiments of the invention are generally directed to elements to counter transmitter circuit performance limitations. An embodiment of an apparatus for driving data on a differential channel including a first output terminal and a second output terminal includes a differential driver circuit; and a first pre-driver and a second pre-driver,... Agent:
20140266303 - Pipelining of clock guided logic using latches: This application discloses the technique to pipeline the Clock Guided Logic. Latch based storage elements are used in CGL based design such that when first stage CGL elements are in precharge phase the second stage CGL elements are in evaluate phase and vice-versa resulting into higher design throughput.... Agent:
20140266304 - Shift register circuit: A shift register circuit including a logic circuit capable of controlling the threshold voltage of a transistor and outputting a signal corresponding to an input signal by changing only the potential of a back gate without changing the potential of a gate is provided. In a shift register circuit including... Agent: Semiconductor Energy Laboratory Co., Ltd.
20140266305 - Semiconductor device: A semiconductor device having a power-saving circuit. The semiconductor device includes an input-output terminal and a holding circuit. When the input-output terminal is used, an inverter loop of the holding circuit is made not to operate by controlling a switch, and when the input-output terminal is not used, the inverter... Agent: Semiconductor Energy Laboratory Co., Ltd.09/11/2014 > 6 patent applications in 3 patent subcategories.
20140253173 - Method and apparatus for selectively terminating signals on a bidirectional bus based on bus speed: A method of controlling signal termination includes providing first logic for selectively terminating signals received at a first device on a bidirectional data bus, providing second logic for selectively terminating signals received at a second device on the bidirectional data bus, sending first signals from the first device to the... Agent: Qualcomm Incorporated
20140253174 - Logic circuit: A logic circuit is provided which can hold a switching state of the logic circuit even when a power supply potential is not supplied, has short start-up time of a logic block after the power is supplied, can operate with low power consumption, and can easily switch between a NAND... Agent: Semiconductor Energy Laboratory Co., Ltd.
20140253175 - System, method, and computer program product for automatic two-phase clocking: A system, method, and computer program product for converting a design from edge-triggered docking to two-phase non-overlapping clocking is disclosed. The method includes the steps of replacing an edge-triggered flip-flop circuit that is coupled to a combinational logic circuit with a pair of latches including a first latch circuit and... Agent: Nvidia Corporation09/04/2014 > 2 patent applications in 2 patent subcategories.
20140247068 - Method and circuit structure for suppressing single event transients or glitches in digital electronic circuits: A circuit structure (200) for suppressing single event transients (SETs) or glitches in digital electronic circuits is provided. The circuit structure includes a first input (100) which receives an output of a digital electronic circuit (A), a second input (100′) which receives a redundant or duplicated output of the digital... Agent: Nelson Mandela Metropolitan University
20140247069 - Systems, pipeline stages, and computer readable media for advanced asynchronous pipeline circuits: Systems, pipeline stages, and computer readable media for advanced asynchronous pipeline circuits are disclosed. According to one aspect, the subject matter described herein includes a configurable system for constructing asynchronous application specific integrated data pipeline circuits. The system includes multiple modular circuit stages that are connectable with each other using... Agent: The University Of North Carolina At Chapel Hill08/28/2014 > 4 patent applications in 2 patent subcategories.
20140240000 - Configuring data registers to program a programmable device with a configuration bit stream without phantom bits: Techniques and mechanisms dynamically configure shift registers among registers composing data registers in a circuit such as a Programmable Logic Device (PLD). A configuration bit stream used to configure the PLD may have a reduced size if “phantom bits” not corresponding to configuration elements are removed. Shift registers may be... Agent:
20140239999 - Multiple-time configurable non-volatile look-up-table: Innovative Non-Volatile Look-Up-Table (NV-LUT) has been constructed by Single Gate Logic Non-Volatile Memory (SGLNVM) devices processed with the standard CMOS logic process. One of a pair of complementary SGLNVM devices is always programmed to the high threshold voltage state and the other remains in the low threshold voltage state. By... Agent: Flashsilicon Incorporation
20140240001 - Operational time extension: Some embodiments provide a reconfigurable integrated circuit (“IC”). This IC has several reconfigurable circuits, each having several configurations for several configuration cycles. The reconfigurable circuits include several time-extending reconfigurable circuits. During the operation of the IC, each particular time-extending reconfigurable circuit maintains at least one of its configurations over at... Agent: Tabula, Inc.
20140240002 - Voltage level converor and rf switching driver using the same: Disclosed is a voltage level converter that includes: a first conversion unit which receives at least one input signal of a logic 1 signal and a logic 0 signal from a signal input terminal and converts the signal; a second conversion unit and a third conversion unit which alternately output... Agent: Hideep IncPrevious industry: Electricity: measuring and testing
Next industry: Miscellaneous active electrical nonlinear devices, circuits, and systems
RSS FEED for 20140918:
Integrate FreshPatents.com into your RSS reader/aggregator or website to track weekly updates.
For more info, read this article.
Thank you for viewing Electronic digital logic circuitry patents on the FreshPatents.com website. These are patent applications which have been filed in the United States. There are a variety ways to browse Electronic digital logic circuitry patent applications on our website including browsing by date, agent, inventor, and industry. If you are interested in receiving occasional emails regarding Electronic digital logic circuitry patents we recommend signing up for free keyword monitoring by email.
Results in 0.12787 seconds