Electronic digital logic circuitry patents - Monitor Patents
FreshPatents.com Logo    FreshPatents.com icons
Monitor Keywords Patent Organizer File a Provisional Patent Browse Inventors Browse Industry Browse Agents



USPTO Class 326  |  Browse by Industry: Previous - Next | All     monitor keywords
Recent  |  14: Aug | Jul | Jun | May | Apr | Mar | Feb | Jan | 13: Dec | Nov | Oct | Sep | Aug | Jul | Jun | May | Apr | Mar | Feb | Jan | 12: Dec | Nov | Oct | Sep | Aug | July | June | May | April | Mar | Feb | Jan | 11: Dec | Nov | Oct | Sep | Aug | Jul | Jun | May | Apr | Mar | Feb | Jan | 10: Dec | Nov | Oct | Sep | Aug | Jul | Jun | May | Apr | Mar | Feb | Jan |  | 09: Dec | Nov | Oct | Sep | Aug | Jl | Jn | May | Apr | Mar | Fb | Jn |  | 2008 | 2007 |

Electronic digital logic circuitry

Below are recently published patent applications awaiting approval from the USPTO. Recent week's RSS XML file available below.
Listing for abstract view: USPTO application #, Title, Abstract excerpt,Patent Agent. Listing format for list view: USPTO National Class full category number, title of the patent application.
  
08/28/2014 > 4 patent applications in 2 patent subcategories.

20140240000 - Configuring data registers to program a programmable device with a configuration bit stream without phantom bits: Techniques and mechanisms dynamically configure shift registers among registers composing data registers in a circuit such as a Programmable Logic Device (PLD). A configuration bit stream used to configure the PLD may have a reduced size if “phantom bits” not corresponding to configuration elements are removed. Shift registers may be... Agent:

20140239999 - Multiple-time configurable non-volatile look-up-table: Innovative Non-Volatile Look-Up-Table (NV-LUT) has been constructed by Single Gate Logic Non-Volatile Memory (SGLNVM) devices processed with the standard CMOS logic process. One of a pair of complementary SGLNVM devices is always programmed to the high threshold voltage state and the other remains in the low threshold voltage state. By... Agent: Flashsilicon Incorporation

20140240001 - Operational time extension: Some embodiments provide a reconfigurable integrated circuit (“IC”). This IC has several reconfigurable circuits, each having several configurations for several configuration cycles. The reconfigurable circuits include several time-extending reconfigurable circuits. During the operation of the IC, each particular time-extending reconfigurable circuit maintains at least one of its configurations over at... Agent: Tabula, Inc.

20140240002 - Voltage level converor and rf switching driver using the same: Disclosed is a voltage level converter that includes: a first conversion unit which receives at least one input signal of a logic 1 signal and a logic 0 signal from a signal input terminal and converts the signal; a second conversion unit and a third conversion unit which alternately output... Agent: Hideep Inc

  
08/21/2014 > 5 patent applications in 5 patent subcategories.

20140232429 - Device: A semiconductor device has a first controlled chip, including a first replica output circuit having the same configuration as a first output circuit, a first ZQ terminal connected to the first replica output circuit, a first through electrode connected to the first ZQ terminal, and a first control circuit which... Agent:

20140232430 - Methods and systems to stress-program an integrated circuit: Methods and systems to stress-program a first integrated circuit (IC) block to output a pre-determined value upon activation/reset, such as to support time-zero compensation/trimming. To program, the first block is configured with first-block program parameters to cause the first block to output a pre-determined value. The first block is stressed... Agent:

20140232431 - Clock gater with independently programmable delay: An integrated circuit device comprising first circuitry including first logic devices and a clock tree for distributing a clock signal to the first logic devices and second circuitry comprising second logic devices, a first clock gater and a second clock gater. The first and second clock gaters comprise a programmable... Agent: Advanced Micro Devices, Inc.

20140232432 - Device and method for dual-mode logic: A dual-mode logic gate, for selectable operation in either of static and dynamic modes, includes: a static gate which includes at least one logic input and a logic output; a mode selector, configured for outputting a turn-off signal to select static mode operation and for outputting a dynamic clock signal... Agent:

20140232433 - Circuit element including a layer of a stress-creating material providing a variable stress and method for the formation thereof: A transistor includes a source region, a drain region, a channel region, a gate electrode and a layer of a stress-creating material. The stress-creating material provides a stress that is variable in response to a signal acting on the stress-creating material. The layer of stress-creating material is arranged to provide... Agent: Globalfoundries Inc.

  
08/14/2014 > 10 patent applications in 8 patent subcategories.

20140225639 - Integrated circuit identification and dependability verification using ring oscillator based physical unclonable function and age detection circuitry: One feature pertains to an integrated circuit (IC) that includes a first plurality of ring oscillators configured to implement, in part, a physically unclonable function (PUF). The IC further includes a second plurality of ring oscillators configured to implement, in part, an age sensor circuit, and also a ring oscillator... Agent: Qualcomm Incorporated

20140225640 - Semiconductor device and method of adjusting characteristic thereof: To suppress the number of clocks needed to adjust the impedance of an output buffer. A pull-up replica buffer is connected between a calibration terminal and power supply wiring, and is controlled in impedance by a DRZQP signal supplied from a counter. A pull-down replica buffer is connected between ground... Agent:

20140225641 - Programmable logic device and semiconductor device: A programmable logic device includes a plurality of programmable logic elements (PLE) whose electrical connection is controlled by first configuration data. Each of The PLEs includes an LUT in which a relationship between a logic level of an input signal and a logic level of an output signal is determined... Agent: Semiconductor Energy Laboratory Co., Ltd.

20140225642 - User registers implemented with routing circuits in a configurable ic: Some embodiments of the invention provide a configurable integrated circuit (“IC”). The configurable IC includes a set of configurable logic circuits for configurably performing a set of functions. The configurable IC also includes a set of configurable routing circuits for routing signals to and from the configurable circuits. During several... Agent: Tabula Inc.

20140225643 - Method and system for providing a nonvolatile logic array: A method and system provide and program a nonvolatile logic device. The nonvolatile logic device includes input and output magnetic junctions and at least one magnetic junction between the input and output magnetic junctions. The input magnetic junction includes an input junction free layer having an input junction easy axis.... Agent:

20140225644 - Programmable logic device and semiconductor device: To provide a PLD having a reduced circuit area and an increased operation speed. In the circuit structure, a gate of a transistor provided between an input terminal and an output terminal of a programmable switch element is in an electrically floating state in a period when a signal is... Agent: Semiconductor Energy Laboratory Co., Ltd.

20140225645 - Clock buffer: A tuneable buffer circuit for use in a clock tree has multiple buffers in parallel, each buffer having a grounding function, and also a bypass switch in parallel with the buffers. The circuit has a normal mode of one buffer connected into circuit, a first low voltage mode of multiple... Agent: Nxp B.v.

20140225646 - Decoder circuits having metal-insulator-metal threshold switches: Decoder circuits having negative differential resistance (NDR) devices are described. In an example, a decoder circuit includes a plurality of input lines to receive select signals, a bias logic to provide a voltage bias, a plurality of output lines to provide output signals, and a plurality of metal-insulator-metal (MIM) threshold... Agent:

20140225648 - Pseudo-inverter circuit with multiple independent gate transistors: The invention relates to a a circuit including a transistor of a first type of channel in series with a transistor of a second type of channel between first and second terminals for applying a power supply potential, each of the transistors being a multiple gate transistor having at least... Agent: Soitec

20140225647 - Semiconductor device and a display device: A standard cell used for the logic synthesis and the routing of layout is configured by a logic circuit on an output side and a logic circuit on an input side, and a driving capacity of the logic circuit on the output side is made large while gate input capacitance... Agent: Semiconductor Energy Laboratory Co., Ltd.

  
08/07/2014 > 4 patent applications in 4 patent subcategories.

20140218067 - Grouping of physically unclonable functions: A physically unclonable function (PUF) includes a plurality of PUF elements to generate an N-bit PUF signature. For each bit in the N-bit PUF signature, a PUF group of K number of individual PUF elements indicating a single-bit PUF value is used to generate a group bit. The group bits... Agent: Intel Corporation

20140218068 - Hardened programmable devices: Hardened programmable logic devices are provided with programmable circuitry. The programmable circuitry may be hardwired to implement a custom logic circuit. Generic fabrication masks may be used to form the programmable circuitry and may be used in manufacturing a product family of hardened programmable logic devices, each of which may... Agent: Altera Corporation

20140218069 - Multi-supply sequential logic unit: Described herein are apparatus, method, and system for reducing clock-to-output delay of a sequential logic unit in a processor. The apparatus comprises a sequential unit including: a data path, to receive an input signal, including logic gates to operate on a first power supply level, the data path to generate... Agent:

20140218070 - Voltage translator: A voltage translator translates an input voltage signal in a low voltage domain into a output voltage signal in a high voltage domain using a latch that includes a pair of cross-coupled inverters. The bottom rail voltages for the cross-coupled inverters are varied dynamically to speed switching time for the... Agent: Qualcomm Incorporated

Previous industry: Electricity: measuring and testing
Next industry: Miscellaneous active electrical nonlinear devices, circuits, and systems


######

RSS FEED for 20140828: xml
Integrate FreshPatents.com into your RSS reader/aggregator or website to track weekly updates.
For more info, read this article.

######

Thank you for viewing Electronic digital logic circuitry patents on the FreshPatents.com website. These are patent applications which have been filed in the United States. There are a variety ways to browse Electronic digital logic circuitry patent applications on our website including browsing by date, agent, inventor, and industry. If you are interested in receiving occasional emails regarding Electronic digital logic circuitry patents we recommend signing up for free keyword monitoring by email.



Results in 0.10674 seconds

PATENT INFO