| Electronic digital logic circuitry patents - Monitor Patents |
|
|
|
USPTO Class 326 | Browse by Industry: Previous - Next | All 03/2011 | Recent | 13: May | Apr | Mar | Feb | Jan | 12: Dec | Nov | Oct | Sep | Aug | July | June | May | April | Mar | Feb | Jan | 11: Dec | Nov | Oct | Sep | Aug | Jul | Jun | May | Apr | Mar | Feb | Jan | 10: Dec | Nov | Oct | Sep | Aug | Jul | Jun | May | Apr | Mar | Feb | Jan | | 09: Dec | Nov | Oct | Sep | Aug | Jl | Jn | May | Apr | Mar | Fb | Jn | | 2008 | 2007 | Electronic digital logic circuitry March listing by industry category 03/11Below are recently published patent applications awaiting approval from the USPTO. Recent week's RSS XML file available below.Listing for abstract view: USPTO application #, Title, Abstract excerpt,Patent Agent. Listing format for list view: USPTO National Class full category number, title of the patent application. 03/31/2011 > 7 patent applications in 5 patent subcategories. listing by industry category 20110074460 - Data transmission circuit and semiconductor apparatus including the same: A data transmission circuit includes a data transmission unit and a data receiving unit. The data transmission unit generates transmission data based on first chip data and transmit the transmission data via a Through Silicon Via (TSV). The data receiving unit differentially amplifies the transmission data with respect to a... Agent: Hynix Semiconductor Inc. 20110074461 - Serial output circuit, semiconductor device, and serial transmission method: In an output circuit having a de-emphasis for use in high-speed serial transmission, a circuit for suppressing a fluctuation of a common mode potential which occurs in output amplitude is provided. A positive pole and a negative pole of an output circuit in a serial transmission device for differential transmission... Agent: Hitachi, Ltd. 20110074462 - Data driving impedance auto-calibration circuit and semiconductor integrated circuit using the same: A data driving impedance auto-calibration circuit includes: a detection block configured to calibrate a characteristic voltage generated by detecting an operation characteristic variation of an element, according to a code signal, and generate a calibrated characteristic voltage; a comparison block configured to compare the calibrated characteristic voltage with a reference... Agent: Hynix Semiconductor Inc. 20110074463 - On-die system and method for controlling termination impedance of memory device data bus terminals: A system for controlling the termination impedance of memory device data bus terminals is fabricated on the same die as the memory device. The system includes a termination resistor connected to each data bus terminal, which is connected in parallel with several transistors that are selectively turned on to adjust... Agent: Micron Technology, Inc. 20110074464 - Low power programmable logic devices: Circuits and power up sequences to reduce power consumption in programmable logic devices is disclosed. A multiplexer (MUX) for a programmable logic device comprising: a plurality of inputs and an output; and a configuration circuit comprising a plurality of memory elements, each memory element generating a control signal, the configuration... Agent: 20110074465 - Data communication circuit, transmission apparatus, reception apparatus, and transmission/reception system: A driver supplies data signal via a supply node. A voltage-relaxing transistor has a source connected to the supply node of the driver, a drain connected to a signal node connected to a signal line, and a gate to which the voltage at the signal node is applied.... Agent: Panasonic Corporation 20110074466 - Apparatus for metastability-hardened storage circuits and associated methods: A metastability-hardened storage circuit includes at least one inverting circuit. The inverting circuit has a logical input. The logical input of the inverting circuit is split into a pair of physical inputs.... Agent: 03/24/2011 > 7 patent applications in 6 patent subcategories. listing by industry category20110068820 - Micro-granular delay testing of configurable ics: A method for testing a set of circuitry in an integrated circuit (IC) is described. The IC includes multiple configurable circuits for configurably performing multiple operations. The method configures the IC to operate in a user mode with a set of test paths that satisfies a set of evaluation criteria.... Agent: 20110068821 - Semiconductor device: A semiconductor device includes a plurality of pads configured to receive a plurality of external signals, an internal circuit configured to perform a predetermined internal operation in response to one of the external signals that is inputted through one of the plurality of pads, and a signal transferring unit configured... Agent: 20110068822 - Data line termination circuit: A data line termination circuit includes a swing-width sensing unit configured to sense a swing width of a voltage of a data line and output a sensed signal, and a variable termination unit configured to adjust a termination resistance value of the data line in response to the sensed signal.... Agent: 20110068823 - Processor programmable pld device: A device including a PLD with at least one interface logic block connection for passing data between (i) a bus arranged for receiving data from an external processor and (ii) at least one I/O register connected with a JTAG interface of the PLD, wherein said interface logic block includes logic... Agent: Avaya Inc. 20110068824 - Shift register and semiconductor display device: The invention provides a shift register which can operate normally while suppressing a delay of signal and a rounding of waveform. The shift register of the invention includes a plurality of stages of flip-flop circuits each of which includes a clocked inverter. The clocked inverter includes a first transistor and... Agent: Semiconductor Energy Laboratory Co., Ltd. 20110068825 - Non-volatile programmable logic gates and adders: Spin torque magnetic logic device having at least one input element and an output element. Current is applied through the input element(s), and the resulting resistance or voltage across the output element is measured. The input element(s) include a free layer and the output element includes a free layer that... Agent: Seagate Technology LLC 20110068826 - Semiconductor integrated circuit device: A semiconductor integrated circuit device enhanced in design efficiency while achieving multi-functionalization and power saving is to be provided. The semiconductor integrated circuit device has first through third circuit blocks, and is placed in a first power supply state in which the operation of internal circuits in the first circuit... Agent: 03/17/2011 > 13 patent applications in 12 patent subcategories. listing by industry category20110062981 - Deliberate destruction of integrated circuits: A method is provided for intentionally permanently disabling a target device. The target device comprises an integrated circuit having one or more electronic devices, where the target device is disabled by destroying at least one or more electronic devices. The method comprises charging at least one capacitor in an integrated... Agent: 20110062982 - Semiconductor integrated circuit: A chip is provided with a specific signal wire and two adjacent signal wires. Output signals based on a specific signal and two adjacent signals are transmitted to the specific signal wire and the two adjacent signal wires respectively. An adjustment coefficient is stored in a memory. The adjustment coefficient... Agent: Kabushiki Kaisha Toshiba 20110062983 - Reducing switching noise: Described herein are various principles for operating a transmitter circuit to reduce noise affecting a signal being generated and reducing jitter. In some embodiments, a circuit is operated in a way that switching occurs at or above a bit rate of transmission, such that at least one switch changes state... Agent: Stmicroelectronics Pvt. Ltd. 20110062985 - Semiconductor device: The present invention is directed to adjust a resistance value of an output buffer on the basis of a resistance value of an external resistor. A potential according to a resistance ratio between an external resistor and each of resistance adjusters is detected by a code generator. In the code... Agent: Renesas Electronics Corporation 20110062984 - Semiconductor device having plural unit buffers constituting output buffer: To include an output terminal, unit buffers, and plural output-wiring paths that respectively connect the unit buffers and the output terminal. The output wiring paths have individual output wiring sections individually allocated to corresponding unit buffers. Unit buffers corresponding to these output wiring paths are common output wiring sections shared... Agent: Elpida Memory, Inc. 20110062986 - Logic based on the evolution of nonlinear dynamical systems: A logic gate implements logical expressions. A least one logic gate input receives at least one input logic gate signal and at least one control signal. At least one output for produces a logic gate output signal. A nonlinear updater operates as a dynamically configurable element to produce a plurality... Agent: Control Dynamics, Inc. 20110062987 - Asynchronous conversion circuitry apparatus, systems, and methods: Apparatus, systems, and methods operate to receive a sufficient number of asynchronous input tokens at the inputs of an asynchronous apparatus to conduct a specified processing operation, some of the tokens decoded to determine an operation type associated with the specified processing operation; to receive an indication that outputs of... Agent: 20110062988 - Power regulator circuitry for programmable logic device memory elements: Power regulator circuitry for programmable memory elements on programmable logic device integrated circuits is provided. The programmable memory elements may each include a storage element formed from cross-coupled inverters and an address transistor. Address drivers may be used to supply address signals to the address transistors. The power regulator circuitry... Agent: 20110062989 - State machines using non-volatile re-writeable two-terminal resistivity-sensitive memories: State machines using resistivity-sensitive memory elements are disclosed. The state machine includes a next state logic comprising a non-volatile memory including a resistivity-sensitive memory element and receiving an input, a state storage device connected to the next state logic including a connection to provide a state of the state machine... Agent: Unity Semiconductor Corporation 20110062990 - Semiconductor device and method of controlling the same: A pull-up circuit prevents generation of a leak current if a difference of potentials occurs between a power source voltage of a pull-up circuit (a bus-hold circuit) and an input terminal. A control terminal is provided in the bus-hold circuit. Inputs of the input terminal and the control terminal are... Agent: Renesas Electronics Corporation 20110062991 - Asynchronous circuit representation of synchronous circuit with asynchronous inputs: A synchronous circuit design is converted to an asynchronous circuit by converting synchronous circuit logic to an asynchronous circuit logic, and converting one or more asynchronous inputs at a circuit boundary to an asynchronous input to the converted asynchronous circuit logic, such that the converted asynchronous input is operable to... Agent: 20110062992 - Logic circuit, light emitting device, semiconductor device, and electronic device: An object is to obtain a desired threshold voltage of a thin film transistor using an oxide semiconductor. Another object is to suppress a change of the threshold voltage over time. Specifically, an object is to apply the thin film transistor to a logic circuit formed using a transistor having... Agent: Semiconductor Energy Laboratory Co., Ltd. 20110062993 - Nanotube-based switching elements and logic circuits: Nanotube-based switching elements and logic circuits are disclosed. Under one embodiment of the invention, a Boolean logic circuit includes at least one input terminal and an output terminal, and a network of nanotube switching elements electrically disposed between said at least one input terminal and said output terminal. The network... Agent: Nantero, Inc. 03/10/2011 > 3 patent applications in 3 patent subcategories. listing by industry category20110057683 - Defect-and-failure-tolerant demultiplexer using series replication and error-control encoding: One embodiment of the present invention is a method for constructing defect-and-failure-tolerant demultiplexers. This method is applicable to nanoscale, microscale, or larger-scale demultiplexer circuits. Demultiplexer circuits can be viewed as a set of AND gates, each including a reversibly switchable interconnection between a number of address lines, or address-line-derived signal... Agent: 20110057684 - Transceiver system, semiconductor device thereof, and data transceiving method of the same: A transceiver system includes a first semiconductor device having a first input/output (I/O) pad connected with an I/O channel and a second semiconductor device having a second I/O pad connected with the I/O channel. The first semiconductor device is configured to terminate the first I/O pad with a first voltage... Agent: 20110057685 - Semiconductor device, method of fabricating semiconductor device, and semiconductor device layout method: There is provided a semiconductor device including: logic circuit elements disposed within a specific region in respective functional blocks of a logic circuit having a plurality of the functional blocks provided one for each functional unit; and a decoupling capacitor disposed in a region within each of the functional blocks... Agent: Oki Semiconductor Co., Ltd. 03/03/2011 > 4 patent applications in 4 patent subcategories. listing by industry category20110050279 - Lightweight secure physically unclonable functions: Embodiments generally describe techniques for an integrated circuit having a physical unclonable function (PUF). Example integrated circuits may include an input circuit having an input network, a configurable delay circuit having one or more configurable delay chains, and an output circuit having one or more arbiters, serially coupled together. Each... Agent: 20110050280 - Methods and systems to calibrate push-pull drivers: Methods and systems to calibrate an on-die resistor relative to an operating voltage of an on-die push-pull driver, and to calibrate the push-pull driver relative to the on-die resistor and relative to operating voltages of the push-pull driver. The calibrated on-die resistor may be used to calibrate receive terminations, a... Agent: 20110050281 - Method and system for grouping logic in an integrated circuit design to minimize number of transistors and number of unique geometry patterns: A method and system are described to group logic terms at a higher level of abstraction than that found using standard cells to implement the logic functions using a reduced number of transistors, and to reduce the total number of unique geometry patterns needed to create the integrated circuit implementation.... Agent: 20110050282 - Architecture and interconnect scheme for programmable logic circuits: An architecture of hierarchical interconnect scheme for field programmable gate arrays (FPGAs).... Agent: Previous industry: Electricity: measuring and testingNext industry: Miscellaneous active electrical nonlinear devices, circuits, and systems ###### RSS FEED for 20130516: Integrate FreshPatents.com into your RSS reader/aggregator or website to track weekly updates. For more info, read this article. ###### Thank you for viewing Electronic digital logic circuitry patents on the FreshPatents.com website. These are patent applications which have been filed in the United States. There are a variety ways to browse Electronic digital logic circuitry patent applications on our website including browsing by date, agent, inventor, and industry. If you are interested in receiving occasional emails regarding Electronic digital logic circuitry patents we recommend signing up for free keyword monitoring by email. ### FreshPatents.com Support - Terms & Conditions Results in 0.48033 seconds |
PATENT INFO |