Electrical computers and digital processing systems: memory patents - Monitor Patents
FreshPatents.com Logo    FreshPatents.com icons
Monitor Keywords Patent Organizer File a Provisional Patent Browse Inventors Browse Industry Browse Agents



USPTO Class 711  |  Browse by Industry: Previous - Next | All     monitor keywords
Recent  |  15: Apr | Mar | Feb | Jan | 14: Dec | Nov | Oct | Sep | Aug | Jul | Jun | May | Apr | Mar | Feb | Jan | 13: Dec | Nov | Oct | Sep | Aug | Jul | Jun | May | Apr | Mar | Feb | Jan | 12: Dec | Nov | Oct | Sep | Aug | July | June | May | April | Mar | Feb | Jan | 11: Dec | Nov | Oct | Sep | Aug | Jul | Jun | May | Apr | Mar | Feb | Jan | 10: Dec | Nov | Oct | Sep | Aug | Jul | Jun | May | Apr | Mar | Feb | Jan |  | 09: Dec | Nov | Oct | Sep | Aug | Jl | Jn | May | Apr | Mar | Fb | Jn |  | 2008 | 2007 |

Electrical computers and digital processing systems: memory

Below are recently published patent applications awaiting approval from the USPTO. Recent week's RSS XML file available below.
Listing for abstract view: USPTO application #, Title, Abstract excerpt,Patent Agent. Listing format for list view: USPTO National Class full category number, title of the patent application.
  
04/30/2015 > 51 patent applications in 29 patent subcategories.

20150120985 - Mechanisms for eliminating a race condition between a hypervisor-performed emulation process requiring a translation operation and a concurrent translation table entry invalidation: Disclosed are computers and methods employing a mechanism for eliminating a race condition between a hypervisor-performed emulation process and a concurrent translation table entry invalidation. Specifically, on a host machine, a hypervisor controls any guest operating systems. In doing so, the hypervisor emulates an instruction by performing a translation operation... Agent: International Business Machines Corporation

20150120987 - Apparatuses and methods for identifying an extremum value stored in an array of memory cells: s

20150120986 - Delayed automation to maximize the utilization of read and write cache: A storage module may include a non-volatile memory module and a controller that communicates with the non-volatile memory module using a communications bus. In response to receipt of a host command, the controller may generate one or more sets of context commands for communication of data on the communications bus... Agent: Sandisk Technologies Inc.

20150120994 - Automated space management for server flash cache: Techniques for automatically allocating space in a flash storage-based cache are provided. In one embodiment, a computer system collects I/O trace logs for a plurality of virtual machines or a plurality of virtual disks and determines cache utility models for the plurality of virtual machines or the plurality of virtual... Agent:

20150120991 - Data processing system and operating method thereof: A data processing system includes a host device comprising an application and suitable for generating information on an attribute of the application and providing the information on the attribute of the application together with a request of the application and a data storage device suitable for writing data based on... Agent: Sk Hynix Inc.

20150120993 - Information processing apparatus, storage device control circuit, and storage device control method: Channels have NAND flash memories. Data processing units perform data processing on the NAND flash memories by using the channels according to a data processing command from a CPU. A configuration register stores therein a configuration of groups into which the channels are classified based on processing performances of the... Agent:

20150120988 - Method of accessing data in multi-layer cell memory and multi-layer cell storage device using the same: A method of accessing data in a multi-layer cell (MLC) memory includes using single-layer cell (SLC) configuration to transfer a portion of a plurality of memory units in the MLC memory to an SLC area to form a plurality of MLC memory units and a plurality of SLC memory units;... Agent: Skymedi Corporation

20150120990 - Method of detecting memory modules, memory control circuit unit and storage apparatus: A method of detecting a rewritable non-volatile memory module is provided. The method includes setting an output voltage of a write protect pin of a memory interface as a first logic level, giving a read status command and receiving a first status message. The method further includes determining whether a... Agent: Phison Electronics Corp.

20150120992 - Non-volatile memory device, non-volatile memory control device, and non-volatile memory control method: A non-volatile memory device includes a non-volatile memory unit, a control unit, and an interface. The control unit receives a write request, determines whether data is an object of a write of sequential management when a write size of the received data is smaller than a management unit of erasure,... Agent:

20150120989 - Tracking and utilizing second level map index for recycling of solid state drive blocks: A recycling method for a solid state drive is disclosed. The method includes selecting a logical block for recycle wherein the logical block includes a plurality of pages across a plurality of flash dies. The method also includes retrieving an address map index record associated with the logical block selected... Agent: Lsi Corporation

20150120995 - Data storage device startup: When a read command is received from a host requesting data stored on a disk of a Data Storage Device (DSD), it is determined whether the DSD is in a startup period and whether the requested data is stored in a solid state memory of the DSD. The requested data... Agent: Western Digital Technologies, Inc.

20150120997 - Semiconductor device including repeater circuit for main data line: A semiconductor memory disclosed in this disclosure includes first and second memory cell arrays, a first main data line that transfers the read data read from the first memory cell array, a second main data line that transfers the read data read from the second memory cell array, a main... Agent:

20150120996 - Tracing mechanism for recording shared memory interleavings on multi-core processors: A memory race recorder (MRR) is provided. The MRR includes a multi-core processor having a relaxed memory consistency model, an extension to the multi-core processor, the extension to store chunks, the chunk having a chunk size (CS) and an instruction count (IC), and a plurality of cores to execute instructions.... Agent:

20150120999 - Memory system and method for operating the same: A memory system may include a memory including a cell array having a plurality of word lines and an address storage unit that stores an address in response to a capture command, wherein the memory sequentially refreshes the word lines in response to a refresh command at a set cycle,... Agent: Sk Hynix Inc.

20150120998 - Method, apparatus and system for dynamically controlling an addressing mode for a cache memory: In an embodiment, a first portion of a cache memory is associated with a first core. This first cache memory portion is of a distributed cache memory, and may be dynamically controlled to be one of a private cache memory for the first core and a shared cache memory shared... Agent:

20150121004 - Computer realizing high-speed access and data protection of storage device, computer system, and i/o request processing method: In a computer, a logical partition for calculation in which an OS and an application operate and a logical partition for storage for providing a storage function are constructed. In the logical partition for calculation, a device corresponding to a storage device is provided, while the logical partition for storage... Agent:

20150121000 - Independently selective tile group access with data structuring: Embodiments of the present disclosure include data structuring techniques and configurations for memory access. In one embodiment, an apparatus includes a plurality of tiles, a plurality of blocks, wherein individual tiles of the plurality of tiles and individual blocks of the plurality of blocks each include a plurality of tile... Agent:

20150121005 - Management method of virtual storage system and remote copy system: Exemplary embodiments provide techniques of managing storage systems including remote copy systems and improving the manageability by automating complicated operations. In one embodiment, a computer comprises a memory and a controller. The controller is operable to: manage a virtual volume to be provided for a server; manage a plurality of... Agent:

20150121002 - Raid configuration management device and raid configuration management method: A CM 10 includes an unmount detector 142 and a mount detector 144 that monitor unmount and mount of each disk 21 of a RAID configuration, a write request manager 143 that manages a write request for writing data to a disk 21 that is unmounted, a consistency determination unit... Agent:

20150121001 - Storage control device and storage control method: A storage control device that is any of a plurality of storage control devices configured to control access to a plurality of storages included in a storage system, includes: a processor; and a memory which stores a plurality of instructions, which when executed by the processor, cause the processor to... Agent: Fujitsu Limited

20150121003 - Storage controllers: A storage array controller provides a method and system for autonomously issuing trim commands to one or more solid-state storage devices in a storage array. The storage array controller is separate from any operating system running on a host system and separate from any controller in the solid-state storage device(s).... Agent:

20150121007 - Adjustment of the number of task control blocks allocated for discard scans: A controller receives a request to perform a release space operation. A determination is made that a new discard scan has to be performed on a cache, in response to the received request to perform the release space operation. A determination is made as to how many task control blocks... Agent:

20150121006 - Split write operation for resistive memory cache: A method of reading from and writing to a resistive memory cache includes receiving a write command and dividing the write command into multiple write sub-commands. The method also includes receiving a read command and executing the read command before executing a next write sub-command.... Agent: Qualcomm Incorporated

20150121008 - Write cache destaging: Disclosed is a system for controlling write actions to a plurality of data storage devices, the system comprising a plurality of write caches, wherein each cache is associated with a set of said data storage devices; and a controller adapted to issue write permissions to said data storage devices, said... Agent:

20150121009 - Method and apparatus for reformatting page table entries for cache storage: A device for and method of storing page table entries in a first cache. A first page table entry is received having a fragment field that contains address information for a requested first page and at least a second page logically adjacent to the first page. A second page table... Agent:

20150121010 - Unified store queue: Embodiments herein provide for improved store-to-load-forwarding (STLF) logic and linear aliasing effect reduction logic. In one embodiment, a load instruction to be executed is selected. Whether a first linear address associated with said load instruction matches a linear address of a store instruction of a plurality of store instructions in... Agent:

20150121011 - Storage system having tag storage device with multiple tag entries associated with same data storage line for data recycling and related tag storage device: A storage system has a data storage device, a tag storage device and a controller. The tag storage device has a plurality of first tag entries and a plurality of second tag entries, wherein each of the first tag entries is associated with one data storage line allocated in the... Agent: Mediatek Singapore Pte. Ltd.

20150121012 - Method and apparatus for providing dedicated entries in a content addressable memory to facilitate real-time clients: A device and method for partitioning a cache that is expected to operate with at least two classes of clients (such as real-time clients and non-real-time clients). A first portion of the cache is dedicated to real-time clients such that non-real-time clients are prevented from utilizing said first portion.... Agent:

20150121013 - Cache longevity detection and refresh: A web server cache performs verification of cached computational results by storing a computed function result as a cached value in a cache, and upon receiving a subsequent invocation of the function, examining a duration of the value in the cache. The web server compares, if the duration exceeds a... Agent:

20150121014 - Data processing method and apparatus for prefetching: A data processing device includes processing circuitry 20 for executing a first memory access instruction to a first address of a memory device 40 and a second memory access instruction to a second address of the memory device 40, the first address being different from the second address. The data... Agent: Arm Limited

20150121015 - Device and method for processing message: Embodiments provide a device and method for processing messages according to a priority order and for reducing a message processing time when a response event occurs, in a PLC communication module.... Agent: Lsis Co., Ltd.

20150121016 - Method, apparatus and device for data processing: A method for data processing is disclosed. A blank state is determined for several data bits based on a majority decision. Each data bit is represented by a group of at least two memory cells. The at least two memory cells of this group are complementary cells of a differential... Agent: Infineon Technologies Ag

20150121017 - Reducing read latency using a pool of processing cores: In a read processing storage system, using a pool of CPU cores, the CPU cores are assigned to process either write operations, read operations, and read and write operations, that are scheduled for processing. A minimal number of the CPU cores are allocated for processing the write operations, thereby increasing... Agent: International Business Machines Corporation

20150121018 - Semiconductor memory system and voltage setting method: A semiconductor memory system includes a memory controller and memory apparatus. The memory controller provides a first data having a first level and a second data having a second level. The memory apparatus adjusts a level of a reference voltage by comparing the reference voltage with each of the first... Agent: Sk Hynix Inc.

20150121019 - Data processing device and method for interleaved storage of data elements: A data processing device 100 comprises a plurality of storage circuits 130, 160, which store a plurality of data elements of the bits in an interleaved manner. Data processing device also comprises a consumer 110 with a number of lanes 120. The consumer is able to individually access each of... Agent: Arm Limited

20150121020 - Storage apparatus, method of controlling storage apparatus, and computer-readable recording medium having stored therein storage apparatus control program: A storage apparatus includes a processor. The processor calculates an upper limit of an input/output processing amount, which is determined based on priority levels set to a plurality of storage devices, for each storage device. The processor schedules an execution sequence of processes relating to input/output requests received from information... Agent:

20150121021 - Apparatus and method for controlling storage devices: Write commands for a storage device specify write data with either a first data step size or a second data step size. In the former case, the storage device performs a read-modify-write (RMW) cycle which includes reading data with the second data step size. In the latter case, the storage... Agent:

20150121023 - Operating a memory management controller: A memory management controller operatively coupled to a plurality of memory modules, the memory management controller including processing logic configured to: identify a plurality of memory tiers in the plurality of memory modules, each memory tier characterized by different operational characteristics; allocate a spare block of memory in each memory... Agent: International Business Machines Corporation

20150121024 - Operating a memory management controller: A memory management controller operatively coupled to a plurality of memory modules, the memory management controller including processing logic configured to: identify a plurality of memory tiers in the plurality of memory modules, each memory tier characterized by different operational characteristics; allocate a spare block of memory in each memory... Agent:

20150121022 - Redundant location address mapper: The present disclosure includes mapping redundant addresses in a multi-node system by receiving a first address and a first node ID, determining a first address type representing an address redundancy level for the first address, determining a first node ID type representing a node ID redundancy level for the first... Agent: International Business Machines Corporation

20150121026 - Semiconductor system and operating method thereof: A semiconductor system includes a semiconductor memory device suitable for storing data, and a host suitable for controlling the semiconductor memory device in response to an external command signal, in which the semiconductor memory device includes a buffer block suitable for storing first data programmed under control of the host,... Agent: Sk Hynix Inc.

20150121025 - Writable clone data structure: A memory system including parent data and clone data is disclosed, where the clone data represents a clone of the parent data. The system determines whether clone data to be accessed is different from corresponding data in the parent. The system also determines a physical location of the data to... Agent: Skyera, Inc.

20150121027 - Electronic apparatus and method: According to one embodiment, an apparatus includes a receiver, a requesting controller, a substitution operation controller, a reflection controller, and an access controller. The receiver receives protection area information transmitted from a first application. The protection area information describes a protection area within storage. The requesting controller requests a second... Agent:

20150121028 - Storage device security system: A storage device security system includes a server that is coupled to a storage device, a storage controller, a configuration IHS, and a remote access controller. The remote access controller receives a storage device access key request and a storage controller Globally Unique Identifier (GUID) from the storage controller. The... Agent:

20150121030 - High density memory structure: A semiconductor memory comprises a plurality of sub banks each including one or more rows of memory bit cells connected to a set of local bit lines, wherein the sub banks share a same set of global bit lines for reading/writing data from/to the memory bit cells of the sub... Agent: Taiwan Semiconductor Manufacturing Co., Ltd.

20150121029 - Memory management with priority-based memory reclamation: A memory buffer with a set of one or more structures is created by a process of a first software program. The first memory buffer comprises a predetermined amount of memory. It is determined that a structure of the set of one or more structures has been or will be... Agent: International Business Machines Corporation

20150121031 - Adaptive guard band for improved data storage capacity: An adaptive guard band for a ramp load/unload device is disclosed to provide extended data storage. In illustrated embodiments, an adaptive guard band algorithm is configured to format one or more discs or media having a lower capacity device with the adaptive guard band and extended data zone utilizing capacity... Agent:

20150121032 - Data deduplication in a virtualization environment: Techniques are described herein that are capable of optimizing (i.e., deduplicating) data in a virtualization environment. For example, optimization designations (a.k.a. deduplication designations) may be assigned to respective regions of a virtualized storage file. A virtualized storage file is a file that is configured to be mounted as a disk... Agent:

20150121033 - Information processing apparatus and data transfer control method: An address translation table stores therein an association relation between a logical address and a physical address, change information indicating a change in the association relation when the association relation is changed such that a physical address having been associated with each logical address is associated with a different logical... Agent:

20150121034 - Systems and methods for implementing low-latency lookup circuits using multiple hash functions: A lookup circuit evaluates hash functions that map keys to addresses in lookup tables. The circuit may include multiple hash function sub-circuits, each of which applies a respective hash function to an input key value, producing a hash value. Each hash function sub-circuit (which may include a programmable hash table)... Agent: Oracle International Corporation

20150121035 - Systems and methods for implementing low-latency lookup circuits using sparse hash functions: A lookup circuit evaluates hash functions that map keys to addresses in lookup tables. The circuit may include multiple hash function sub-circuits, each of which applies a respective hash function to an input key value, producing a hash value. Each hash function sub-circuit may multiply bit vectors representing key values... Agent: Oracle International Corporation

  
04/23/2015 > 48 patent applications in 26 patent subcategories.

20150113198 - Memory extension system and method: A memory extension system and method are provided. The system includes a processor, an extended memory, an extended chip, and multiple processor installation positions, where a memory installation position is provided in each processor installation position; the multiple processor installation positions are connected through a QuickPath Interconnect (QPI) interface, the... Agent:

20150113199 - Maintaining processor resources during architectural events: In one embodiment of the present invention, a method includes switching between a first address space and a second address space, determining if the second address space exists in a list of address spaces; and maintaining entries of the first address space in a translation buffer after the switching. In... Agent: Intel Corporation

20150113200 - Maintaining processor resources during architectural events: In one embodiment of the present invention, a method includes switching between a first address space and a second address space, determining if the second address space exists in a list of address spaces; and maintaining entries of the first address space in a translation buffer after the switching. In... Agent: Intel Corporation

20150113201 - Method and system for preserving data of a storage device: A method and system for preserving data of a storage device are disclosed. In one embodiment, the method includes determining a number of times data is written to a first track in a first region of a storage medium, and rewriting data from a second track that is adjacent to... Agent: Seagate Technology LLC

20150113202 - Cooperative memory resource management via application-level balloon: Methods, systems, and computer programs for managing memory in a host where virtual machines (VMs) execute are presented. In one example, a method includes an operation for determining which amount of heap memory has been reserved in a Java virtual machine (JVM) that is in excess of the heap memory... Agent:

20150113203 - Device and method for managing die groups: The embodiments described herein methods and devices that enhance the endurance of a non-volatile memory (e.g., flash memory). The method includes obtaining, for each of the plurality of die, an endurance metric. The method also includes sorting the plurality of die into a plurality of die groups based on their... Agent: Sandisk EnterpriseIPLLC

20150113206 - Biasing for wear leveling in storage systems: The various implementations described herein include systems, methods and/or devices used to enable biasing for wear leveling in storage systems. In one aspect, the method includes (1) determining, for each erase unit of a plurality of erase units in the storage medium, an age metric, (2) determining a representative age... Agent: Sandisk EnterpriseIPLLC

20150113204 - Data storage device and computing system with the same: A data storage device is in communication with a host through a bus. The data storage device includes a storage medium and a controlling unit. The controlling unit is connected with the host and the storage medium for receiving an analysis data, or storing a write data into the storage... Agent:

20150113210 - Data storage flash memory management method and program: There is provided a data storage flash memory management method that does not require a management area and can reduce an access load. A data storage flash memory management method for storing k time-varying parameters (k is a positive integer) in a flash memory including j blocks (j is an... Agent: Renesas Electronics Corporation

20150113209 - Embedded system controller: An embedded system controller comprises a main chip and a flash memory. The main chip comprises: a bus; a random access memory; and a storage control module which is configured to copy program data to be used to the random access memory from the flash memory, and also configured to... Agent:

20150113212 - Information device equipped with cache memories, apparatus and program using the same device: A read cache and a write cache are made up of two kinds of nonvolatile memories whose characteristics are different. For example, nonvolatile memory whose write endurance is high is assigned to the write cache, nonvolatile memory whose write endurance is low is assigned to the read cache, and the... Agent:

20150113211 - Multi-level data protection for memory system: The disclosed embodiments are directed to methods and apparatuses for providing efficient and enhanced protection of data stored in a nonvolatile memory system. The methods and apparatuses involve a system controller for a plurality of nonvolatile memory devices in the nonvolatile memory system that is capable of protecting data using... Agent:

20150113207 - Operating method of data storage device: A method for operating a data storage device includes grouping memory blocks of a nonvolatile memory device based on program counts or erase counts of the respective memory blocks, into a first group and a second group, which has program counts or erase counts larger than the first group, performing... Agent: Sk Hynix Inc.

20150113208 - Storage apparatus, cache controller, and method for writing data to nonvolatile storage medium: According to one embodiment, a storage apparatus includes a first storage medium which is nonvolatile, a second storage medium which is nonvolatile, a cache controller, and a main controller. An access speed of the second storage medium is lower, and a storage capacity of the second storage medium is larger... Agent: Kabushiki Kaisha Toshiba

20150113205 - Systems and methods for latency based data recycling in a solid state memory system: Systems and method relating generally to solid state memory, and more particularly to systems and methods for recycling data in a solid state memory.... Agent: Lsi Corporation

20150113214 - Final level cache system and corresponding methods: A data access system including a processor and a final level cache module. The processor is configured to generate a request to access a first physical address. The final level cache module includes a dynamic random access memory (DRAM), a final level cache controller, and a DRAM controller. The final... Agent:

20150113213 - Resistive memory device, operating method thereof, and system having the same: A resistive memory device includes a memory cell array including a plurality of resistive memory cells, an address decoder suitable for decoding an address signal and selecting the resistive memory cells, a read/write control circuit suitable for programming data to the memory cell array or reading data from the memory... Agent: Sk Hynix Inc.

20150113215 - Read training a memory controller: Provided are a device and computer readable storage medium for programming a memory module to initiate a training mode in which the memory module transmits continuous bit patterns on a side band lane of the bus interface; receiving the bit patterns over the bus interface; determining from the received bit... Agent:

20150113216 - Reducing elapsed time to access data from a storage medium during a recall operation: In one embodiment, a tape drive includes a drive buffer, a processor, and logic integrated with and/or executable by the processor, the logic being configured to cause the processor to: receive a list including: user data segments recorded on tape media, wherein the user data segments are arranged in the... Agent: International Business Machines Corporation

20150113218 - Distributed data processing method and apparatus: The distributed data processing method includes receiving storage information of a logical volume; receiving a data reading or writing command sent by the user, and determining a first storage information according to the data reading or writing command and the storage information of the logical volume; determining a data processing... Agent:

20150113217 - Storage apparatus and command control method: A storage apparatus which contains a plurality of microprocessors includes a virtual queue which stores a virtual command which is used in the storage apparatus; a real queue which stores a real command based on an actual communication protocol; a first pointer which is updated when the virtual command is... Agent:

20150113219 - System and method for caching multimedia data: Systems and methods are provided for caching media data to thereby enhance media data read and/or write functionality and performance. A multimedia apparatus, comprises a cache buffer configured to be coupled to a storage device, wherein the cache buffer stores multimedia data, including video and audio data, read from the... Agent:

20150113220 - Efficient one-pass cache-aware compression: Exemplary method, system, and computer program product embodiments for efficient one-pass cache-aware compression are provided. In one embodiment, by way of example only, an output of a fast compressor to Huffman encoding for achieving the one-pass cache-aware compression by using a predetermined Huffman-tree upon determining by the fast compressor a... Agent: International Business Machines Corporation

20150113221 - Hybrid input/output write operations: A first processor receives a write request from an input/output (I/O) device connected to the first processor. The first processor determines whether the write request satisfies an allocating write criterion. Responsive to determining that the write request satisfies the allocating write criterion, the first processor writes data associated with the... Agent:

20150113222 - Read and write requests to partially cached files: Aspects of the invention are provided to support partial file caching on a file system block boundary. All read requests are converted so that offset and count are aligned on a block boundary. Data associated with read requests is first satisfied from local cache, with cache misses supported with a... Agent: International Business Machines Corporation

20150113223 - Systems and methods for adaptive reserve storage: A storage layer may over-provision physical storage resources of a storage medium by reserving a portion of the full physical storage capacity of the storage medium for use as reserve capacity. The reserve capacity may be used to prevent write stall conditions and/or for grooming operations, such as storage recovery,... Agent: Fusion-io, Inc.

20150113224 - Atomic write operations for storage devices: Atomic write operations for storage devices are implemented by maintaining the data that would be overwritten in the cache until the write operation completes. After the write operation completes, including generating any related metadata, a checkpoint is created. After the checkpoint is created, the old data is discarded and the... Agent: Netapp, Inc.

20150113225 - Management of file cache: A method and computer program product for managing a file cache with a filesystem cache manager is disclosed. The method may include installing the filesystem cache manager for the file cache by a mount command. The filesystem cache manager may include a specified time interval and a first cache elimination... Agent: International Business Machines Corporation

20150113226 - Management of file cache: A method and computer program product for managing a file cache with a filesystem cache manager is disclosed. The method may include installing the filesystem cache manager for the file cache by a mount command. The filesystem cache manager may include a specified time interval and a first cache elimination... Agent: International Business Machines Corporation

20150113227 - Method, system and server of removing a distributed caching object: The present disclosure discloses a method, a system and a server of removing a distributed caching object. In one embodiment, the method receives a removal request, where the removal request includes an identifier of an object. The method may further apply consistent Hashing to the identifier of the object to... Agent:

20150113228 - Processor, cache memory of the processor and control method of the processor: A processor capable of storing trace data is disclosed. The processor includes a core adapted to execute programs, as well as a cache memory electrically connected to the core. The cache memory includes a core way and a trace way. The core way is adapted to store data that is... Agent: National Sun Yat-sen University

20150113229 - Code versioning for enabling transactional memory promotion: Code versioning for enabling transactional memory region promotion may include receiving a portion of candidate source code; outlining the portion of candidate source code received for parallel execution; wrapping a critical region with entry and exit routines to enter into a speculation sub-process, wherein the entry and exit routines also... Agent:

20150113230 - Directory storage method and query method, and node controller: The present invention discloses a directory storage method and a directory storage node controller. The method includes: obtaining, by a node controller NC in a local node, a storage address of a data block in a CPU in the local node, where the data block is read by a remote... Agent:

20150113231 - Storage and retrieval of high importance pages in an active memory sharing environment: Using a set of non-volatile storage media and a virtual input/output system operating in a memory sharing environment, by: (i) estimating which non-volatile storage medium, of the set of non-volatile storage media, will have the fastest access at a given time; and (ii) read-writing (that is, reading and/or writing) data... Agent: International Business Machines Corporation

20150113232 - Storage and retrieval of high importance pages in an active memory sharing environment: Using a set of non-volatile storage media and a virtual input/output system operating in a memory sharing environment, by: (i) estimating which non-volatile storage medium, of the set of non-volatile storage media, will have the fastest access at a given time; and (ii) read-writing (that is, reading and/or writing) data... Agent: International Business Machines Corporation

20150113233 - Automatic mutual exclusion: An automatic mutual exclusion computer programming system is disclosed which allows a programmer to produce concurrent programming code that is synchronized by default without the need to write any synchronization code. The programmer creates asynchronous methods which are not permitted make changes to shared memory that they cannot reverse, and... Agent:

20150113236 - Memory controller: A memory controller includes an digitally programmable delay unit having a selectable delay time receiving a read-enable signal and outputting a delayed read-enable signal. The delay time is selected in response to an externally applied delay-control signal. A sampling unit in the memory controller outputs data received from a separate... Agent:

20150113234 - Read training a memory controller: Provided are a device and computer readable storage medium for programming a memory module to initiate a training mode in which the memory module transmits continuous bit patterns on a side band lane of the bus interface; receiving the bit patterns over the bus interface; determining from the received bit... Agent:

20150113235 - Read training a memory controller: Provided are a device and computer readable storage medium for programming a memory module to initiate a training mode in which the memory module transmits continuous bit patterns on a side band lane of the bus interface; receiving the bit patterns over the bus interface; determining from the received bit... Agent:

20150113238 - Creation and management of logical volume snapshots under hierarchical storage system: The method of the present invention includes the steps of: receiving a command for creating a snapshot of the logical volume; preparing a management table for managing the snapshot; detecting the storage status of the logical volume; and updating the management table without recalling the logical volume from the second... Agent: International Business Machines Corporation

20150113239 - Creation and management of logical volume snapshots under hierarchical storage system: The method of the present invention includes the steps of: receiving a command for creating a snapshot of the logical volume; preparing a management table for managing the snapshot; detecting the storage status of the logical volume; and updating the management table without recalling the logical volume from the second... Agent: International Business Machines Corporation

20150113237 - Data storing system and operating method thereof: A method of operating a data storing system includes performing a first copy operation of copying data stored in memory cells of first to nth word lines (n>1, and n is an integer) of a first memory block to first to nth pages of a word line of a second... Agent: Sk Hynix Inc.

20150113241 - Establishing physical locality between secure execution environments: Embodiments of an invention for establishing physical locality between secure execution environments are disclosed. In one embodiment, a processor includes a storage location and an execution core. The storage location is to store a locality nonce. The execution core is to execute a first instruction to create a secure execution... Agent:

20150113240 - Restricting access to sensitive data in system memory dumps: Embodiments relate to restricting access to sensitive data in system memory dumps. An aspect includes defining a memory object containing sensitive data as a secure memory object. The secure memory object is then designated to be included or excluded in system memory dumps. The secure memory object is omitted from... Agent: International Business Machines Corporation

20150113242 - Restricting access to sensitive data in system memory dumps: Embodiments relate to restricting access to sensitive data in system memory dumps. An aspect includes defining a memory object containing sensitive data as a secure memory object. The secure memory object is then designated to be included or excluded in system memory dumps. The secure memory object is omitted from... Agent:

20150113243 - Method for backing up data outside a secure microcircuit: The present invention relates to a method for managing the memory of a secure microcircuit, including steps executed by the microcircuit of: forming a data block with executable code and/or data stored in a volatile memory of the microcircuit, and to be backed up outside the microcircuit, calculating a signature... Agent:

20150113244 - Concurrently accessing memory: When a first transaction needs to conduct a writing operation to first data, after there is a determination that there exists a second transaction that has conducted a reading operation of the first data or is to conduct a reading operation of the first data, a record that indicates a... Agent:

20150113245 - Address translation gasket: An example processor includes a plurality of processor core components, a memory interface component, and an address translation gasket. Each processor core component is assigned to one of a plurality of system images, and the plurality of system images share a common memory component by at least utilizing the address... Agent:

  
04/16/2015 > 44 patent applications in 26 patent subcategories.

20150106545 - Computer processor employing cache memory storing backless cache lines: A computer processing system with a hierarchical memory system having at least one cache and physical memory, and a processor having execution logic that generates memory requests that are supplied to the hierarchical memory system. The at least one cache stores a plurality of cache lines including at least one... Agent: Mill Computing, Inc.

20150106546 - Ordering a plurality of write commands associated with a storage device: A system, method, and computer program product are provided for ordering a plurality of write commands associated with a storage device. In operation, a plurality of write commands associated with a storage device to be sent to a device are identified. Additionally, an order of the plurality of write commands... Agent:

20150106547 - Distributed memory systems and methods: Apparatuses and methods are disclosed herein, including those that operate to receive memory requests from a processor over a high-speed communication interface and distribute the requests among a plurality of memory storage devices over lower-speed communication interfaces.... Agent: Micron Technology, Inc.

20150106556 - Endurance translation layer (etl) and diversion of temp files for reduced flash wear of a super-endurance solid-state drive: A flash drive has increased endurance and longevity by reducing writes to flash. An Endurance Translation Layer (ETL) is created in a DRAM buffer and provides temporary storage to reduce flash wear. A Smart Storage Switch (SSS) controller assigns data-type bits when categorizing host accesses as paging files used by... Agent:

20150106550 - Information processing apparatus, method of controlling the same and storage medium: An information processing apparatus determines, when data is written to a semiconductor storage including a plurality of flash memories, whether or not the data to be written is specific data (data associated with the complete erasure) for which it is set that unnecessary data relating to the data is made... Agent:

20150106548 - Managed-nand with embedded random-access non-volatile memory: Systems and methods embed a random-access non-volatile memory array in a managed-NAND system to execute the boot code or other time-sensitive applications. By embedding this random-access non-volatile memory in the managed-NAND system, either on the memory controller chip or as a separate chip within the managed-NAND system package, an application... Agent:

20150106552 - Method for reading a data block of a nonvolatile memory of a control unit: A method for reading a data block of a nonvolatile memory of a processing unit, the nonvolatile memory being subdivided into sectors; the sectors being written to consecutively in each case from a sector beginning to a sector end with different versions of different data blocks; a current version of... Agent: Robert Bosch Gmbh

20150106555 - Nonvolatile semiconductor storage system: A nonvolatile semiconductor storage system has multiple nonvolatile semiconductor storage media, a control circuit having a media interface group (one or more interface devices) coupled to the multiple nonvolatile semiconductor storage media, and multiple switches. The media interface group and the multiple switches are coupled via data buses, and each... Agent: Hitachi, Ltd.

20150106559 - Nonvolatile storage device and operating system (os) image program method thereof: A nonvolatile storage device in accordance with the inventive concepts includes a nonvolatile memory device comprising a first memory area, a second memory area, and a memory controller. The memory controller includes a first register configured to store reliable mode information, and a second register configured to store operating system... Agent:

20150106554 - Regrouping and skipping cycles in non-volatile memory: A non-volatile memory system utilizes multiple programming cycles to write units of data, such as a logical page of data, to a non-volatile memory array. User data is evaluated before writing to determine whether programming can be skipped for bay addresses. The system determines whether programming can be skipped for... Agent:

20150106549 - Robust data replication: Disclosed is a system for replicating data. The system may comprise a plurality of nodes preferably organised in groups with one of the nodes acting as a coordinator node. The nodes are configured to receive write requests from an external server and to apply these write requests to a data... Agent:

20150106558 - Semiconductor device and data processing method: A semiconductor device has: as security states to which the nonvolatile memory device can transition, an unprotected state in which, when secret information is not set in the nonvolatile memory device, rewriting the nonvolatile memory device is permitted, and reading the stored information is permitted; a protection unlocked state in... Agent: Renesas Electronics Corporation

20150106551 - Semiconductor device and operating method thereof: A semiconductor device remaps the relationship between logical addresses and physical addresses of a semiconductor memory device at each first interval. The semiconductor device may include a wear leveling controller configured to select a first physical address of the semiconductor memory device to remap a logical address corresponding to the... Agent:

20150106553 - Solid state drive card and an electronic system including the same: Provided are a solid state drive (SSD) card and an electronic system including the same. The electronic system includes a main board to which an input device and an output device are connected. A central processing unit (CPU) and a platform hub (PH) are provided on the main board. The... Agent:

20150106557 - Virtual memory device (vmd) application/driver for enhanced flash endurance: A Virtual-Memory Device (VMD) driver and application execute on a host to increase endurance of flash memory attached to a Super Enhanced Endurance Device (SEED) or Solid-State Drive (SSD). Host accesses to flash are intercepted by the VMD driver using upper and lower-level filter drivers and categorized as data types... Agent:

20150106560 - Methods and systems for mapping a peripheral function onto a legacy memory interface: A memory system includes a CPU that communicates commands and addresses to a main-memory module. The module includes a buffer circuit that relays commands and data between the CPU and the main memory. The memory module additionally includes an embedded processor that shares access to main memory in support of... Agent:

20150106561 - Memory component with adjustable core-to-interface data rate ratio: A memory component includes a memory bank comprising a plurality of storage cells and a data interface block configured to transfer data between the memory component and a component external to the memory component. The memory component further includes a plurality of column interface buses coupled between the memory bank... Agent:

20150106563 - Efficient support for drives with different sector alignments in a raid layout: In one embodiment, a method includes receiving an input/output (I/O) request for data that starts or ends at a location other than a physical sector boundary of the device. The method further includes reading, starting at a first physical sector boundary before a beginning location specified in the I/O request... Agent: Dell Products, L.p.

20150106562 - Secure data erasure system: An erasure system and method for sorting, tracking, and erasing a plurality of data storage devices using enterprise hardware and software designed for data storage. The erasure system may include a server, drive arrays having receptacles for communicably coupling with the data storage devices, and a drive array controller configured... Agent: Synetic Technologies, Inc.

20150106565 - Storage controlling apparatus, information processing apparatus, and computer-readable recording medium having stored therein storage controlling program: A storage controlling apparatus includes a processor. The processor estimates, when a new virtual machine is to be produced, an access frequency to a new virtual disk to be allocated to the new virtual machine based on an access frequency to an existing virtual disk allocated to an existing virtual... Agent:

20150106564 - Storage system and method for reducing energy consumption: A system and method that include configuring local disk drives of a local storage system so that at any given point of time, a first part of the local disk drives operate in a low power state and a second part of the local disk drives operate in an active... Agent:

20150106566 - Computer processor employing dedicated hardware mechanism controlling the initialization and invalidation of cache lines: A computer processing system includes execution logic that generates memory requests that are supplied to a hierarchical memory system. The computer processing system includes a hardware map storing a number of entries associated with corresponding cache lines, where each given entry of the hardware map indicates whether a corresponding cache... Agent: Mill Computing, Inc.

20150106567 - Computer processor employing cache memory with per-byte valid bits: A computer processing system with a hierarchical memory system that associates a number of valid bits for each cache line of the hierarchical memory system. The valid bits are provided for each cache line stored in a respective cache and make explicit which bytes are semantically defined and which are... Agent: Mill Computing, Inc.

20150106568 - Multi-tiered caching for data storage management in a device: A data storage device includes one or more storage media that include multiple physical storage locations. The device also includes at least one cache memory having a logical space that includes a plurality of separately managed logical block address (LBA) ranges. Additionally, a controller is included in the device. The... Agent:

20150106569 - Chip stack cache extension with coherency: By arranging dies in a stack such that failed cores are aligned with adjacent good cores, fast connections between good cores and cache of failed cores can be implemented. Cache can be allocated according to a priority assigned to each good core, by latency between a requesting core and available... Agent: International Business Machines Corporation

20150106570 - Cache method and cache apparatus: A cache apparatus stores part of a plurality of accessible data blocks into a cache area. A calculation part calculates, for each pair of data blocks of the plurality of data blocks, an expected value of the number of accesses made after one of the data blocks is accessed until... Agent:

20150106571 - System and method for managing cache coherence in a network of processors provided with cache memories: A cache coherence management system includes: a set of directories distributed between nodes of a network for interconnecting processors including cache memories, each directory including a correspondence table between cache lines and information fields on the cache lines; and a mechanism updating the directories by adding, modifying, or deleting cache... Agent: Bull Sas

20150106572 - Scripted multiprocess probing without system privilege: A controller process loads a module based on a user-generated script into itself. The controller process also generates a shared memory mapping using offset pointers as opposed to absolute pointers. The controller process loads the module and the shared memory mapping into target processes indicated by the user-generated script in... Agent: Red Hat, Inc.

20150106573 - Data processing system: A data processing system includes a host device including a first working memory and a data storage device suitable for responding to an access request from the host device. The data storage device includes a controller suitable for controlling an operation of the data storage device, a second working memory... Agent: Sk Hynix Inc.

20150106575 - Data writing device and method: A data writing device includes a processor that executes a procedure. The procedure includes: performing first writing that writes data to a storage region of the storage section; and performing second writing that writes command execution data representing an execution state of each command of a program including a plurality... Agent: Fujitsu Limited

20150106574 - Performing processing operations for memory circuits using a hierarchical arrangement of processing circuits: The described embodiments include a computing device that comprises at least one memory die having memory circuits and memory die processing circuits, and a logic die coupled to the at least one memory die, the logic die having logic die processing circuits. In the described embodiments, the memory die processing... Agent: Advanced Micro Devices, Inc.

20150106576 - Dynamic record management for systems utilizing virtual storage access method (vsam): In one embodiment, a computer program product for modifying a virtual storage access method (VSAM) data set during open time, the computer program product including a computer readable storage medium having computer readable program code embodied therewith, the embodied computer readable program code including computer readable program code configured to... Agent:

20150106577 - De-interleaving on an as-needed basis: One embodiment is an apparatus having a memory, a controller, and a de-interleaving module. The memory is configured to store portions of a set of interleaved values, where the set of interleaved values correspond to a single application of an interleaving mapping to a set of un-interleaved values. The controller... Agent: Lsi Corporation

20150106578 - Systems, methods and devices for implementing data management in a distributed data storage system: Systems, methods and devices for monitoring data transactions in a data storage system, the data storage system being in network communication with a plurality of storage resources and comprising at least a data analysis module and a logging module, and receiving at the data analysis module at least one data... Agent:

20150106579 - Forward-only paged data storage management: Computer-implemented methods and systems for managing data in one or more data storage media are provided. An example method may comprise creating a data structure within the data storage media. The data structure includes a plurality of memory pages, each page comprising a plurality of sessions, and each session comprising... Agent: Exablox Corporation

20150106581 - Storage management device, information processing system, storage management method, and recording medium: A storage management device includes: a memory; and a processor coupled to the memory. The processor executes a process including: managing a plurality of storages in a system in which a data storage destination is switched between a first storage and a second storage; first performing management to cause the... Agent:

20150106580 - System and method for performing backup or restore operations utilizing difference information and timeline state information: Systems and methods for backing-up data from a first storage pool to a second storage pool using difference information between time states are disclosed. The system has a data management engine for performing data management functions, including at least a back-up function to create a back-up copy of data. By... Agent:

20150106582 - Apparatus and method for managing data in hybrid memory: An apparatus and method for managing data in hybrid memory are disclosed. The apparatus for managing data in hybrid memory may include a page access prediction unit, a candidate page classification unit, and a page placement determination unit. The page access prediction unit predicts an access frequency value for each... Agent: Electronics And Telecommunications Research Institute

20150106583 - Storage space mapping method and apparatus: Embodiments of the present invention provide a storage space mapping method and apparatus. The method includes: parsing source code, so as to acquire a home file and/or a home folder of each function and/or variable in the source code; acquiring a mapping relationship between the home file and a storage... Agent:

20150106585 - Address generation in a data processing apparatus: A data processing apparatus is provided comprising processing circuitry and an instruction decoder responsive to program instructions to control processing circuitry to perform the data processing. The instruction decoder is responsive to an address calculating instruction to perform an address calculating operation for calculating a partial address result from a... Agent:

20150106584 - System and method for simultaneously storing and read data from a memory system: A system and method for providing high-speed memory operations is disclosed. The technique uses virtualization of memory space to map a virtual address space to a larger physical address space wherein no memory bank conflicts will occur. The larger physical address space is used to prevent memory bank conflicts from... Agent:

20150106586 - Method and a device for controlling memory-usage of a functional component: The invention relates to controlling memory-usage of a functional component, e.g. a network interface of a router or a switch. A portion of a virtual memory organized to comprise virtual memory pages is reserved (201) for the use of the functional component. Mapping between the virtual memory pages and physical... Agent: Tellabs Oy

20150106587 - Data remapping for heterogeneous processor: A processor remaps stored data and the corresponding memory addresses of the data for different processing units of a heterogeneous processor. The processor includes a data remap engine that changes the format of the data (that is, how the data is physically arranged in segments of memory) in response to... Agent: Advanced Micro Devices, Inc.

20150106588 - Computer processor employing hardware-based pointer processing: In another aspect, each pointer is represented by an address field and a granularity field. The address field includes a chunk address and an offset. The granularity field represents granularity of the offset of the address field. The execution logic includes an address derivation unit that processes the granularity field... Agent: Mill Computing, Inc.

  
04/09/2015 > 37 patent applications in 23 patent subcategories.

20150100718 - Parallel mapping of client partition memory to multiple physical adapters: Techniques are disclosed for performing input/output (I/O) requests to two or more physical adapters in parallel. One method for performing an input/output (I/O) request includes mapping an address for at least a first page associated with a virtual I/O request to an entry in a virtual TCE table and identifying... Agent:

20150100717 - Virtualizing physical memory in a virtual machine system: A processor including a virtualization system of the processor with a memory virtualization support system to map a reference to guest-physical memory made by guest software executable on a virtual machine which in turn is executable on a host machine in which the processor is operable to a reference to... Agent:

20150100720 - Apparatus, system, and method for data block usage information synchronization for a non-volatile storage volume: An apparatus, system, and method are disclosed for data block usage information synchronization for a non-volatile storage volume. The method includes referencing first data block usage information for data blocks of a non-volatile storage volume managed by a storage manager. The first data block usage information is maintained by the... Agent: Intelligent Intellectual Property Holdings 2 LLC

20150100719 - Data backup method and device thereof: A data backup method and device for a NAND storage unit are provided. The method includes determining whether a portion of data stored in the NAND storage unit is critical data in compliance with a predetermined backup rule, and backing up the critical data if the data is the critical... Agent:

20150100721 - Storage system and method of control for storage system: The storage system includes a plurality of storage devices and a storage controller. The storage controller stores a data request quantity indicating the data quantity of write data written to the target area in a specific period, and estimates, based on the quantity of request data and relationship information received... Agent:

20150100722 - Utilizing destructive features as ram code for a storage device: A host including a controller configured to be connected to a storage device separate from the host. The controller is configured to maintain random access memory (RAM) code on the host, the RAM code configured to provide a destructive function, temporarily load the RAM code onto a volatile memory in... Agent: Western Digital Technologies, Inc.

20150100723 - Data processor with memory controller for high reliability operation and method: A data processor includes a memory accessing agent and a memory controller. The memory accessing agent generates a plurality of accesses to a memory. The memory controller is coupled to the memory accessing agent and schedules the plurality of memory accesses in an order based on characteristics of the memory.... Agent: Advanced Micro Devices, Inc.

20150100724 - Tape storage device and writing method therefor: A mechanism is provided for tape writing of small transactions. A first file is written as a plurality of fixed-length data sets (DS), the DS number of the final DS in the plurality of DS is stored in memory as #IN(DS#N) and the WP number as #M(WP#M), and the final... Agent:

20150100726 - Dispersed storage system with width dispersal control and methods for use therewith: A method for execution by one or more processing modules of a dispersed storage network (DSN) includes storing a set of encoded data slices in an original plurality of storage units of the DSN associated as a current generation of a storage vault. The method determines whether to increase a... Agent: Cleversafe, Inc.

20150100729 - File processing method and apparatus, and storage device: A file processing method and a storage device for storing a file in a redundant array of independent disks (RAID) are disclosed. In this method, the storage device divides received F files into multiple data blocks, and obtains a first matrix with T rows according to the multiple data blocks.... Agent: Huawei Technologies Co., Ltd.

20150100727 - Migration of encoded data slices in a dispersed storage network: A method includes a processing module of a storage unit of a dispersed storage network (DSN) monitoring input/output (IO) rates of a plurality of disk drives, where access requests for encoded data slices occur at varying rates. The method continues with the processing module determining that the IO rate of... Agent: Cleversafe, Inc.

20150100728 - Storage system having a plurality of flash packages: A storage system 100, which has a plurality of flash packages 230, has a function for minimizing the imbalance of the number of deletions of each block inside the flash package 230 and a block-unit capacity virtualization function, and efficiently manifests lessening of the imbalance of the number of deletions... Agent:

20150100725 - System and method for improved communication in a storage network: A system and method of improved communication in a storage network includes a storage node. The storage node includes a control unit and a plurality of local ports coupled to the control unit and configured to couple the storage node to a storage network. The control unit is configured to... Agent: Dell Products L.p.

20150100730 - Freeing memory safely with low performance overhead in a concurrent environment: Freeing memory safely with low performance overhead in a concurrent environment is described. An example method includes creating a reference count for each sub block in a global memory block, and each global memory block includes a plurality of sub blocks aged based on respective allocation time. A reference count... Agent: Sybase, Inc.

20150100732 - Moving checkpoint-based high-availability log and data directly from a producer cache to a consumer cache: A technique of operating a data processing system, includes logging addresses for cache lines modified by a producer core in a data array of a producer cache to create a high-availability (HA) log for the producer core. The technique also includes moving the HA log directly from the producer cache... Agent: International Business Machines Corporation

20150100731 - Techniques for moving checkpoint-based high-availability log and data directly from a producer cache to a consumer cache: A technique of operating a data processing system, includes logging addresses for cache lines modified by a producer core in a data array of a producer cache to create a high-availability (HA) log for the producer core. The technique also includes moving the HA log directly from the producer cache... Agent: International Business Machines Corporation

20150100733 - Efficient memory organization: A computer system and method is disclosed for efficient cache memory organization. One embodiment of the disclosed system include dividing the tag memory into physically separated memory arrays with the entries of each array referencing cache lines in such a way that no two cache lines, which are consecutively aligned... Agent:

20150100734 - Semaphore method and system with out of order loads in a memory consistency model that constitutes loads reading from memory in order: In a processor, a method for using a semaphore with out of order loads in a memory consistency model that constitutes loads reading from memory in order. The method includes implementing a memory resource that can be accessed by a plurality of cores; implementing an access mask that functions by... Agent:

20150100735 - Enhancing lifetime of non-volatile cache by reducing intra-block write variation: A method, a system and a computer-readable medium for writing to a cache memory are provided. The method comprises maintaining a write count associated with a set, the set containing a memory block associated with a physical block address. A mapping from a logical address to the physical address of... Agent: Advanced Micro Devices, Inc

20150100736 - Hardware managed compressed cache: A computing element, system, and method for implementing control structures for a compressed cache in hardware. Embodiments provide a first engine configured to allocate and deallocate virtual memory pages and physical memory pages from pools of available pages to store received data to the compressed cache, a second engine configured... Agent:

20150100738 - Dynamically determining a translation lookaside buffer flush promotion threshold value: A translation lookaside buffer (TLB) of a computing device is a cache of virtual to physical memory address translations. A TLB flush promotion threshold value indicates when all entries of the TLB are to be flushed rather than individual entries of the TLB. The TLB flush promotion threshold value is... Agent: Microsoft Corporation

20150100739 - Enhancing lifetime of non-volatile cache by injecting random replacement policy: A method, a system and a computer-readable medium for writing to a non-volatile cache memory are provided. The method maintains a write count associated with a set of memory locations. The method then selects a cache replacement policy based on the value of the write count and selecting a block... Agent: Advanced Micro Devices, Inc.

20150100737 - Method and apparatus for conditional storing of data using a compare-and-swap based approach: According to at least one example embodiment, a method and corresponding apparatus for conditionally storing data include initiating an atomic sequence by executing, by a core processor, an instruction/operation designed to initiate an atomic sequence. Executing the instruction designed to initiate the atomic sequence includes loading content associated with a... Agent: Cavium, Inc.

20150100740 - Obstruction-aware cache management: Processors and methods disclosed herein include a cache memory unit, n processor cores where n≧1, a controller connected to the cache memory unit and to each of the n processor cores, and n obstruction monitoring units, where each obstruction monitoring unit is connected to the controller and to a different... Agent:

20150100741 - Transactional memory management techniques: Techniques for improved transactional memory management are described. In one embodiment, for example, an apparatus may comprise a processor element, an execution component for execution by the processor element to concurrently execute a software transaction and a hardware transaction according to a transactional memory process, a tracking component for execution... Agent:

20150100742 - Compatible virtual machine joiner: A method, system and computer readable medium for joining multiple virtual machines (VMs). The method includes identifying a first virtual machine (VM) executing a first operating system (OS) for joining with a second VM executing a second OS, wherein the first OS and the second OS are compatible. A new... Agent: Red Hat Israel, Ltd.

20150100745 - Method and apparatus for efficiently processing storage commands: A method of processing a storage command includes receiving the storage command from a host device at a storage device, processing the storage command, repeatedly, at a pre-determined time interval based on rate information indicating a rate of repetition of the storage command, and sending a response message to the... Agent:

20150100744 - Methods and apparatuses for requesting ready status information from a memory: Methods and apparatuses are disclosed for requesting ready status information from a memory. One example apparatus includes a memory and a host coupled to the memory. The host is configured to provide a plurality of memory access requests to the memory, to request ready status information regarding whether the memory... Agent:

20150100743 - Supporting storage of data: An apparatus determines at least one factor defining a density of an adaptive grid in relation to a density of a reference grid, while the adaptive grid is being used as a basis for storing data relating to a node of a communications network with a mapping to grid points... Agent:

20150100746 - System and method for uniform interleaving of data across a multiple-channel memory architecture with asymmetric storage capacity: Systems and methods for uniformly interleaving memory accesses across physical channels of a memory space with a non-uniform storage capacity across the physical channels are disclosed. An interleaver is arranged in communication with one or more processors and a system memory. The interleaver identifies locations in a memory space supported... Agent: Qualcomm Incorporated

20150100747 - Method and apparatus for supporting wide operations using atomic sequences: Implementations of wide atomic sequences are achieved by augmenting a load operation designed to initiate an atomic sequence and augmenting a conditional storing operation that typically terminates the atomic sequence. The augmented load operation is designed to further allocate a memory buffer besides initiating the atomic sequence. The conditional storing... Agent: Cavium, Inc.

20150100748 - Use of test protection instruction in computing environments that support pageable guests: Management of storage used by pageable guests of a computing environment is facilitated. A query instruction is provided that details information regarding the storage location indicated in the query. It specifies whether the storage location, if protected, is protected by host-level protection or guest-level protection.... Agent:

20150100749 - Short loop atomic access: Methods and systems may provide for receiving a request to perform an atomic operation and adding the atomic operation to an execution pipeline of an arithmetic logic unit (ALU) for one or more pending atomic operations if the one or more pending atomic operations are associated with a memory location... Agent:

20150100750 - Automated selection of functions to reduce storage capacity based on performance requirements: A plurality of functions to configure a unit of a storage volume is maintained, wherein each of the plurality of functions, in response to being applied to the unit of the storage volume, configures the unit of the storage volume differently. Statistics are computed on growth rate of data and... Agent:

20150100751 - Automated selection of functions to reduce storage capacity based on performance requirements: A plurality of functions to configure a unit of a storage volume is maintained, wherein each of the plurality of functions, in response to being applied to the unit of the storage volume, configures the unit of the storage volume differently. Statistics are computed on growth rate of data and... Agent:

20150100752 - Concurrent garbage collector thread: An example method of managing memory for an application includes identifying a plurality of regions of a heap storing one or more objects of a first type and one or more objects of a second type. Each object of the second type stores a memory address of an object of... Agent: Red Hat, Inc.

20150100753 - Multi-core heterogeneous system translation lookaside buffer coherency: Methods, devices, and instructions for performing a reverse translation lookaside buffer (TLB) look-up using a physical address input, including obtaining with a first processor the physical address input, wherein the physical address input indicates a physical address corresponding to a shared memory, obtaining a first mask associated with a first... Agent: Qualcomm Incorporated

Previous industry: Electrical computers and digital data processing systems: input/output
Next industry: Electrical computers and digital processing systems: processing architectures and instruction processing (e.g., processors)


######

RSS FEED for 20150430: xml
Integrate FreshPatents.com into your RSS reader/aggregator or website to track weekly updates.
For more info, read this article.

######

Thank you for viewing Electrical computers and digital processing systems: memory patents on the FreshPatents.com website. These are patent applications which have been filed in the United States. There are a variety ways to browse Electrical computers and digital processing systems: memory patent applications on our website including browsing by date, agent, inventor, and industry. If you are interested in receiving occasional emails regarding Electrical computers and digital processing systems: memory patents we recommend signing up for free keyword monitoring by email.



Results in 0.79666 seconds

PATENT INFO