| Electrical computers and digital processing systems: memory patents - Monitor Patents |
|
|
|
USPTO Class 711 | Browse by Industry: Previous - Next | All 06/2008 | Recent | 09: Oct | Sept | Aug | Jul | Jun | May | Apr | Mar | Feb | Jan | | 08: Dec | Nov | Oct | Sp | Aug | Jul | Jun | May | Apr | Mar | Feb | Jan | | 07: Dec | Nov | Oct | Sep | Aug | Jul | Jun | May | Apr | Mar | Feb | Jan | | 06: Dec | Nov | Oct | Sep | Aug | Jul | Jun | May | Apr | Electrical computers and digital processing systems: memory inventions 06/08Recently published patent applications awaiting approval from the USPTO. Recent week's RSS XML file available below.Listing format for abstract view: USPTO application #, Title, Abstract excerpt,Patent Agent. Listing format for list view: USPTO National Class full category number, title of the patent application. 06/26/2008 > patent applications in patent subcategories. 20080155166 - Application specific processor for controlling data buffer manager: A buffer manager for controlling a buffer in a disk drive having a main control processor for performing functions relating to transfer of data between a host and disk media includes a processor for managing caching algorithms with respect to the buffer. A memory in communication with the processor stores... Agent: Greer, Burns & Crain 20080155167 - Handling access requests in a data processing apparatus: A data processing apparatus is provided comprising processing logic for issuing access requests when access to data is required, with each access request specifying a memory address associated with the data the subject of the access request. Access control logic is used to perform an access control operation to check... Agent: Nixon & Vanderhye, Pc 20080155169 - Implementation of virtual machine operations using storage system functionality: One embodiment of the present invention includes a method comprising: (a) representing at least state data of a virtual machine in a unit of network storage of a network storage system; and (b) employing data manipulation functionality of the network storage system to implement a virtual machine operation that manipulates... Agent: Zagorin O'brien Graham LLP (097) 20080155168 - Scalability of virtual tlbs for multi-processor virtual machines: Various operations are provided that improve the scalability of virtual TLBs in multi-processor virtual machines, and they include: implicitly locking SPTs using per-processor generation counters; waiting for pending fills on other virtual processors to complete before servicing a GVA invalidation using the counters; write-protecting or unmaping guest pages in a... Agent: Woodcock Washburn LLP (microsoft Corporation) 20080155170 - Utilization of scan structures and on-chip memory for retaining block state information during power down: A method, system and apparatus to retain the state of a block in a local memory utilizing the block's scan structures. A controller may configure the scan chains and may enable the transfer of state information between the block and the local memory.... Agent: Intel Corporation C/o Intellevate, Llc 20080155171 - File system, and method for storing and searching for file by the same: A file system and a method for file storage and file search by the same are provided. All files have unique names in a block-based storage device, such as a hard disk, a flash memory, etc., so that each file is mapped and stored in a one-dimensional storage area. Each... Agent: The Farrell Law Firm, P.c. 20080155173 - Data processing apparatus: According to one embodiment, a data processing apparatus includes a disk drive having a non-volatile memory and a disk storage medium, a setting unit for setting priority to each of a plurality of memory storage data to be stored in the non-volatile memory, and a control unit for storing in... Agent: Blakely Sokoloff Taylor & Zafman 20080155172 - Microcode patching system and method: A microcode patching system, including a memory unit comprising a first memory storing at least one microcode main instruction and a second memory providing at least one microcode patch instruction, accessed according to a selected output address, an address selecting unit providing a first output address, and a trap and... Agent: Thomas, Kayden, Horstemeyer & Risley, LLP 20080155179 - Apparatus and method for producing ids for interconnected devices of mixed type: A plurality of memory devices of mixed type (e.g., DRAMs, SRAMs, MRAMs, and NAND-, NOR-, AND-type Flash memories) are serially interconnected. Each device has device type information on its device type. A specific device type (DT) and a device identifier (ID) contained in a serial input are fed to one... Agent: Borden Ladner Gervais LLP Anne Kinsman 20080155177 - Configuration of host lba interface with flash memory: Data files are assigned addresses within one or more logical blocks of a continuous logical address space interface (LBA interface) of a usual type of flash memory system with physical memory cell blocks. This assignment may be done by the host device which typically, but not necessarily, generates the data... Agent: Davis Wright Tremaine LLP - Sandisk Corporation 20080155181 - Erase cycle counting in non-volatile memories: Erase cycle counting may be used for a non-volatile memory to balance the cycles on memory blocks or partitions. In some embodiments, the non-volatile memory may include two memory locations such as wordlines associated with each block of memory. The wordlines may be alternately erased so that an updated cycle... Agent: Trop Pruner & Hu, Pc 20080155175 - Host system that manages a lba interface with flash memory: Data files are assigned addresses within one or more logical blocks of a continuous logical address space interface (LBA interface) of a usual type of flash memory system with physical memory cell blocks. This assignment may be done by the host device which typically, but not necessarily, generates the data... Agent: Davis Wright Tremaine LLP - Sandisk Corporation 20080155176 - Host system with direct data file interface configurability: Data files are assigned addresses within one or more logical blocks of a continuous logical address space interface (LBA interface) of a usual type of flash memory system with physical memory cell blocks. This assignment may be done by the host device which typically, but not necessarily, generates the data... Agent: Davis Wright Tremaine LLP - Sandisk Corporation 20080155174 - Media enclosure with access to product information: A method and apparatus for allowing evaluation of digital content stored on a computer readable medium without unsealing an enclosure containing the medium. The storage medium containing this first digital content is disposed within an enclosure along with non-volatile memory hardware containing second digital content preferably related to the first... Agent: Ibm Corporation (ss/nc) C/o Streets & Steele 20080155183 - Method of managing a large array of non-volatile memories: The present invention provides a non-volatile flash memory management system and method that provides the ability to efficiently manage a large array of flash devices and allocate flash memory use in a way that improves reliability and longevity, while maintaining excellent performance. The invention mainly comprises of a processor, an... Agent: Zhiqing Zhuang 20080155184 - Methods and apparatus for writing data to non-volatile memory: Methods and apparatus for writing data to non-volatile memory include maintaining one or more lists of obsolete blocks of the non-volatile memory and limiting the lists to a predetermined value. If a write operation would result in a list exceeding its predetermined value, a block erase operation is performed on... Agent: Leffert Jay & Polglaze, P.a. 20080155182 - Non-volatile semiconductor memory system and data write method thereof: A non-volatile semiconductor memory system includes: a non-volatile semiconductor memory device having a data storage area defined by a plurality of blocks, each block serving as an erase unit; and a memory controller configured to control read/write of the non-volatile semiconductor memory device, wherein the non-volatile semiconductor memory device is... Agent: Oblon, Spivak, Mcclelland Maier & Neustadt, P.c. 20080155180 - Semiconductor device and method of controlling the same: A semiconductor device includes: memory regions that include non-volatile memory cells; disabling information memory units that correspond to the memory regions, each of the disabling information memory units storing first program disabling information indicating whether programming is to be disabled or enabled in each corresponding memory region; a program disabling... Agent: Wagner, Murabito & Hao LLP 20080155178 - Use of a direct data file system with a continuous logical address space interface: Data files are assigned addresses within one or more logical blocks of a continuous logical address space interface (LBA interface) of a usual type of flash memory system with physical memory cell blocks. This assignment may be done by the host device which typically, but not necessarily, generates the data... Agent: Davis Wright Tremaine LLP - Sandisk Corporation 20080155185 - Hybrid solid-state memory system having volatile and non-volatile memory: A hybrid solid-state memory system is provided for storing data. The solid-state memory system comprises a volatile solid-state memory, a non-volatile solid-state memory, and a memory controller. Further, a method is provided for storing data in the solid-state memory system. The method comprises the following steps. A write command is... Agent: Jonathan Pollack Gowling Lafleur Henderson LLP 20080155186 - Method and apparatus to program and erase a non-volatile static random access memory from the bit lines: A system and method for programming and erasing a semiconductor memory is disclosed. More particularly, the present invention uses the bit lines of a volatile memory portion of semiconductor memory so as to program and erase the non-volatile portion of the semiconductor memory.... Agent: Holme Roberts & Owen, LLP 20080155187 - System including memory buffer configured to decouple data rates: One embodiment provides a memory system including first dynamic random access memories and a first memory buffer. The first memory buffer is configured to receive southbound data at a first data rate and provide northbound data at a second data rate. The first memory buffer is also configured to read... Agent: Dicke, Billig & Czaja 20080155188 - Memory area protection circuit: A circuit for controlling the access to at least one area of a memory accessible by a program execution unit, including a first instruction address input; at least one second data address input, the addresses coming from the execution unit; at least one function of correlation of these addresses; and... Agent: Stmicroelectronics Inc. C/o Wolf, Greenfield & Sacks, P.c. 20080155189 - Row expansion reduction by inversion for range representation in ternary content addressable memories: A method and circuit to implement a match against range rule functionality. A first rule entry and a second rule entry are stored. The first rule entry includes at least two consecutive identical bits. The first rule entry represents a numerical range. A first field of a binary key is... Agent: Walker & Sako, LLP 20080155195 - Redundant storage of computer data: Redundant storage of computer data including encoding N data values through M linear expressions into M encoded data values and storing each encoded data value separately on one of M redundant storage devices where M is greater than N and none of the linear expressions is linearly dependent upon any... Agent: International Corp (blf) 20080155193 - Staging method for disk array apparatus: To provide a staging method capable of detecting an error in data read from a disk device during staging, a disk array control apparatus 100 includes a data read unit 101 for reading data, a first reference data generation unit 102 for generating first reference data from the read data,... Agent: Staas & Halsey LLP 20080155192 - Storage system: The present invention relates to a storage system including a de-duplicate function and a full-text search function or the like, and reduces an amount of index information about full-test search to save storage resource. In this system, a storage apparatus includes a processing unit for de-duplicating a plurality of files... Agent: Antonelli, Terry, Stout & Kraus, LLP 20080155194 - System and method for improving the performance of operations requiring parity reads in a storage array system: A system for improving a performance of a write process in an exemplary RAID system reduces a number of IOs required for a short write in a RAID algorithm by using a replicated-parity drive. Parity is stored on the parity portion of the disk drives. A replicated-parity drive comprises all... Agent: Fleit, Kain, Gibbons, Gutman, Bongini & Bianco P.l 20080155190 - System and method of dynamic allocation of non-volatile memory: A method of dynamic allocation of non-volatile memory in a cache storage subsystem includes constraining a redundant array of independent disks (RAID) 6 array in an unavailable state, the RAID 6 array having been newly created in the subsystem, destaging data from a write cache to a storage medium to... Agent: Ingrassia Fisher & Lorenz, P.c. (ibm) 20080155191 - Systems and methods for providing heterogeneous storage systems: Embodiments of the present invention provide systems and methods for using heterogeneous containers where the available space on the containers is of two or more different sizes. In some embodiments, the heterogeneous containers may store some data under one protection scheme and other data under one or more other data... Agent: Knobbe Martens Olson & Bear LLP 20080155196 - Prefetching from dynamic random access memory to a static random access memory: Embodiments of the invention are generally directed to systems, methods, and apparatuses for prefetching from a dynamic random access memory (DRAM) to a static random access memory (SRAM). In some embodiments, prefetch logic receives a prefetch hint associated with a load instruction. The prefetch logic may transfer two or more... Agent: Intel Corporation C/o Intellevate, Llc 20080155197 - Locality optimization in multiprocessor systems: In general, in one aspect, the disclosure describes a method to identify a set of tasks that share data and enqueue the set of tasks with a cluster identification, wherein the cluster identification indicates a cluster of processors that share cache.... Agent: Ryder Ip Law C/o Intellevate, Llc 20080155199 - Method and apparatus for dma-generated memory write-back: A method for memory write-back provides a memory access controller and then generates a write-back pattern in the memory access controller. The write-back pattern is then written back into a memory starting at a predetermined address location and continuing for a predetermined length of the addressing space of the memory.... Agent: Schwabe, Williamson & Wyatt, P.c. 20080155198 - System, method and computer program product for managing data using a write-back cache unit: A method for managing data, the method includes: providing a write-back cache unit coupled to at least one storage unit; receiving a request to write a new data version to a certain cache data allocation unit; determining, in response to a data storage policy, whether to overwrite a cached data... Agent: Fleit, Kain, Gibbons, Gutman, Bongini & Bianco P.l 20080155200 - Method and apparatus for detecting and tracking private pages in a shared memory multiprocessor: A processor includes a processor core coupled to an address translation storage structure. The address translation storage structure includes a plurality of entries, each corresponding to a memory page. Each entry also includes a physical address of a memory page, and a private page indication that indicates whether any other... Agent: Meyertons, Hood, Kivlin, Kowert & Goetzel (amd) 20080155201 - Method and apparatus for filtering snoop requests using multiple snoop caches: A method and apparatus for implementing a snoop filter unit associated with a single processor in a multiprocessor system. The snoop filter unit has a plurality of ports, each port receiving snoop requests from exactly one dedicated source. Associated with each port is a snoop cache filter that processes each... Agent: Scully, Scott, Murphy & Presser, P.c. 20080155202 - Frame transfer method and device: In a frame transfer method and device by which an address space of a shared buffer can be effectively utilized without a reduction of the space even if an abnormal operation occurs in a management of the shared buffer, after frame data is written in the shared buffer during one... Agent: Katten Muchin Rosenman LLP 20080155203 - Grouping processors and assigning shared memory space to a group in a heterogeneous computer environment: Grouping processors is presented. A processing unit (PU) initiates an application and identifies the application's requirements. The PU assigns one or more synergistic processing units (SPUs) and a memory space to the application in the form of a group. The application specifies whether the task requires shared memory or private... Agent: Ibm Corporation- Austin (jvl) C/o Van Leeuwen & Van Leeuwen 20080155204 - Flexible selection command for non-volatile memory: Some embodiments of the invention pertain to a memory system containing multiple memory devices, in which one or multiple ones of the memory devices may flexibly be selected at one time for a common operation to be performed by all the selected devices concurrently.... Agent: Intel/blakely 20080155206 - Discrete table descriptor for unified table management: A table descriptor is associated with a table and referenced to provide access to the table. The table descriptor includes a first portion identifying information about the table and a second portion identifying one or more locations of the table in memory.... Agent: Blakely Sokoloff Taylor & Zafman 20080155207 - High speed interface for non-volatile memory: Various embodiments of the invention connect multiple non-volatile memory controllers in a daisy chain manner, so the multiple memory devices may be accessed from a common host controller. Data and control signals may be daisy-chained in this way, so that many memory devices may be connected together, while not increasing... Agent: Intel/blakely 20080155209 - Information processing apparatus and program for controlling same: An information processing apparatus is configured to be backed up by a battery so that information in a main memory of the apparatus can be retained when a power supply for the apparatus is stopped. The apparatus stores kernel information in a kernel information table at a time of an... Agent: Posz Law Group, Plc 20080155208 - Securing virtual machine data: One embodiment of the present invention is a method including: (a) representing virtual primary disk data and state data of a virtual machine in a unit of storage; (b) exposing the virtual primary disk data of the virtual machine to a guest of the virtual machine to allow the guest... Agent: Zagorin O'brien Graham LLP (097) 20080155205 - Systems and methods of data storage management, such as dynamic data stream allocation: A system and method for choosing a stream to transfer data is described. In some cases, the system reviews running data storage operations and chooses a data stream based on the review. In some cases, the system chooses a stream based on the load of data to be transferred.... Agent: Perkins Coie LLP Patent-sea 20080155210 - System and method for performing masked store operations in a processor: A system and method for accelerated handling of masked store operations in a processor or processor-based system/chip are described. A set of instructions that support a store operation under a per-byte predicate mask is provided. The invention accelerates the handling of small transfers at arbitrary alignments, such as those used... Agent: Sterne, Kessler, Goldstein & Fox P.l.l.c. 20080155215 - Backup system, relay device, information terminal, and backup device: To allow a user to easily back up data without anxiety, the present invention provides a backup system that transfers data transmitted by an information terminal device to a backup device via at least one relay device that relays the data, the information terminal device comprising: a storing unit operable... Agent: Wenderoth, Lind & Ponack L.l.p. 20080155213 - Data logging and hot spare device management: A method provides for dynamic data logging in a storage subsystem. The method determines if a plurality of storage devices has been assigned as a plurality of hot spare devices in the storage subsystem. If the plurality of hot spare devices are assigned, the method determines from the plurality of... Agent: Ingrassia Fisher & Lorenz, P.c. (ibm) 20080155212 - Immediate copy target pull of volume data: A composite storage server employs a plurality of distributed storage sites including a mount site, a source copy site and one or more copy target sites for executing a storage of volume data within the composite storage server. In operation, an immediate copy target site receives a communication of a... Agent: Frank C. Nicholas Cardinal Law Group 20080155214 - Method and apparatus for file system virtualization: File system virtualization and migration in a Global Name Space on network attached storage (NAS) system, includes file system virtualization by managing file attributes on a NAS virtualization system. The NAS virtualization system receives a file access operation sent from a client computer directed to one of the underlying NAS... Agent: Mattingly, Stanger, Malur & Brundidge, P.c. 20080155216 - Protection and recovery system for automatic disk recovery: A disk drive protection or recovery system permits recovery even if the operating system (e.g., MS-Windows, etc.) has crashed, failed, or been disabled or tampered with. If the recovery hardware is not found, the operating system cannot be loaded and the computer is disabled. The invention creates multiple recovery points... Agent: Soroker-agmon Advocate And Patent Attorneys 20080155211 - System and method of imaging a memory module while in functional operation: A memory module (e.g. a hard drive, an optical drive, a flash drive, etc.) associated with a computer system may be imaged without substantial interruption to the operation of the overall system. The imaging may include applying an image to the memory module while execution of one or more operations... Agent: Pillsbury Winthrop Shaw Pittman, LLP 20080155217 - Semiconductor device and method of controlling the same: A semiconductor device includes: a memory cell array that includes non-volatile memory cells; a first memory region and a second memory region that are located in the memory cell array, the first memory region being protected during a protecting period, the second memory region being not protected; an address change... Agent: Wagner, Murabito & Hao LLP 20080155218 - Optimized data migration with a support processor: A system migrates data between a source device and a target device in a storage system. A processor is operational within a local domain of the storage system. A redundant array of independent disks (RAID) controller electrically connected to the processor. The RAID controller divides a capacity of the source... Agent: Ingrassia Fisher & Lorenz, P.c. (ibm) 20080155220 - Extension of write anywhere file layout write allocation: A write allocation technique extends a conventional write allocation procedure employed by a write anywhere file system of a storage system. A write allocator of the file system implements the extended write allocation technique in response to an event in the file system. The extended write allocation technique efficiently allocates... Agent: Cesari And Mckenna, LLP 20080155219 - Id generation apparatus and method for serially interconnected devices: A plurality of memory devices (e.g., DRAMs, SRAMs, NAND Flash, NOR Flash) is serially interconnected. Each of the interconnected devices receives a device identifier (ID) and latches it as its ID. Each device includes a circuit for calculating another ID or an incremented ID to generate it. The generated ID... Agent: Dennis R. Haszko Patent Law Office Of D.r.haszko 20080155221 - Method and system for efficient retrieval of data of large or unknown length by a native application program: A method and system for efficient allocation of memory in database retrieval employs a technique which allocates a memory portion of a first size which may or may not be smaller than a data item to be retrieved from the database (such as a column which may be of indeterminate... Agent: Sughrue Mion Pllc Uspto Customer No With Ibm/svl 20080155222 - Computer system: In an open-system server including a bus of the industrial normal standards, a control register is mapped in memory space and IO space and a device having only one control register for controlling the device can be accessed from a plurality of operating systems operated under control of the LPAR... Agent: Mattingly, Stanger, Malur & Brundidge, P.c. 20080155223 - Storage architecture for virtual machines: Some embodiments of the present invention include a method comprising: accessing units of network storage that encode state data of respective virtual machines, wherein the state data for respective ones of the virtual machines are stored in distinct ones of the network storage units such that the state data for... Agent: Zagorin O'brien Graham LLP (097) 20080155224 - System and method for performing input/output operations on a data processing platform that supports multiple memory page sizes: A legacy operating system (OS) of a type generally associated with an enterprise-level, legacy data processing platform such as a mainframe is instead provided on a commodity data processing platform such as a personal computer. The legacy OS is adapted to communicate with legacy IOP devices of the type generally... Agent: Unisys Corporation Ms 4773 20080155225 - Indexing for dynamic address translation: A method of translating a virtual address to a real address. A first entry from a first table or other source includes a plurality of second table addressing parameters including a second table origin and a second table length. A second table address is provided by combining the second table... Agent: David E. Lovejoy, Reg. No. 22,748 20080155226 - Prefetch mechanism based on page table attributes: A prefetch mechanism using prefetch attributes is disclosed. In one aspect, an explicit request for data stored in a memory is provided, and a prefetch attribute in a page table entry associated with the explicit request is examined to determine whether to provide one or more prefetch requests based on... Agent: Sawyer Law Group LLP 20080155227 - Managing a lba interface in a direct data file memory system: Data files are assigned addresses within one or more logical blocks of a continuous logical address space interface (LBA interface) of a usual type of flash memory system with physical memory cell blocks. This assignment may be done by the host device which typically, but not necessarily, generates the data... Agent: Davis Wright Tremaine LLP - Sandisk Corporation 20080155228 - System using a direct data file system with a continuous logical address space interface: Data files are assigned addresses within one or more logical blocks of a continuous logical address space interface (LBA interface) of a usual type of flash memory system with physical memory cell blocks. This assignment may be done by the host device which typically, but not necessarily, generates the data... Agent: Davis Wright Tremaine LLP - Sandisk Corporation 20080155229 - System and method for generating a cache-aware bloom filter: A cache-aware Bloom filter system segments a bit vector of a cache-aware Bloom filter into fixed-size blocks. The system hashes an item to be inserted into the cache-aware Bloom filter to identify one of the fixed-size blocks as a selected block for receiving the item and hashes the item k... Agent: Shimokaji & Associates, P.c. 06/19/2008 > patent applications in patent subcategories.20080147956 - Machine memory power and availability management in a processing system supporting multiple virtual machines: A processing system and computer program provides memory power management and memory failure management in large scale systems. Upon a decision to take a memory module off-line or place the module in an increased-latency state for power management, or upon a notification that a memory module has failed or been... Agent: Ibm Corporation (mh) C/o Mitch Harris, Attorney At Law, L.l.c. 20080147955 - System and method for efficient string concatenation in a virtual machine environment: A system and method for efficient string concatenation in a virtual machine (VM), or other runtime environment, and particularly for use in a system that includes a Java Virtual Machine (JVM). An embodiment improves the performance of string concatenation significantly by analysing the string concatenation chains during bytecode compilation and... Agent: Fliesler Meyer LLP 20080147957 - Archiver device, data acquisition device, and data acquisition method: Upon an instruction reception unit 3412 of a document distribution processing apparatus 20A receiving an instruction to archive multiple document files or multiple fragments, an archive file creating unit 3414 creates an archive file that stores the information necessary for acquiring the document files or the fragments, examples of which... Agent: Sughrue Mion, Pllc 20080147958 - Rapid search system and method in high capacity hard disk drive cluster: A rapid search system and method in high capacity hard disk drive clusters in accordance with the present invention includes: designating a specific hard disk drive as a destination hard disk drive with a predetermined purpose, and then finding the destination hard disk drive pursuant to the hard disk drive... Agent: Lin & Associates Intellectual Property, Inc. 20080147960 - Storage apparatus and data management method using the same: The expansion of a mapping table with additional mapping information involved in the access to virtual volumes is prevented and so a search in the mapping information within a valid time period is ensured, thereby preventing degradation of system performance. A storage apparatus, which defines virtual volumes to which storage... Agent: Stanley P. Fisher Reed Smith LLP 20080147961 - Storage controller and storage control method: A storage control technique with which, even if not data, but only its management information is deleted, a host system can recognize storage areas storing unnecessary data and so use them effectively. When a file system in the host system deletes the management information for data stored in a page... Agent: Stanley P. Fisher Reed Smith LLP 20080147959 - System and method for initializing shared memories for sharing endpoints across a plurality of root complexes: A system and method for initializing shared memories for sharing endpoints across a plurality of root complexes is provided. In one illustrative embodiment, a multi-root PCIe manager (MR-PCIM) initializes the shared memory between root complexes and endpoints by discovering the PCIe switch fabric by traversing all the links accessible through... Agent: Ibm Corp. (wip) C/o Walder Intellectual Property Law, P.c. 20080147963 - Disk array device: The present invention discloses a disk array device including a connection interface, a disk array controller and at least one set of flash memories. The connection interface is electrically connected to an electronic appliance, such that the electronic appliance can be connected to the disk array device through the connection... Agent: Bacon & Thomas, Pllc 20080147966 - Flash memory device, update method and program search method thereof: The present invention discloses a flash memory device, an update method and program search method thereof. The flash memory device includes a read-only memory unit, a flash memory unit and a control unit. The read-only memory unit is used to store a first program code. The flash memory unit is... Agent: Rosenberg, Klein & Lee 20080147968 - High performance flash memory devices (fmd): High performance flash memory devices (FMD) are described. According to one exemplary embodiment of the invention, a high performance FMD includes an I/O interface, a FMD controller, and at least one non-volatile memory module along with corresponding at least one channel controller. The I/O interface is configured to connect the... Agent: Roger H. Chu 20080147967 - Memory device and password storing method thereof: To provide a memory device and a password storing method thereof, according to which an improved security function is realized by resourcefully designing the storage position and/or storing order of password data stored in the memory device to prevent unauthorized password acquisition. The memory device makes a determination of whether... Agent: Murabito, Hao & Barnes LLP 20080147962 - Storage subsystem with multiple non-volatile memory arrays to protect against data losses: A storage subsystem contains multiple non-volatile memory arrays that are accessible to a host system when the storage subsystem is connected thereto. The storage subsystem implements commands and/or modes for enabling the host system to create and use backup copies of files, such that the host system can recover when... Agent: Knobbe Martens Olson & Bear LLP 20080147965 - System and method for updating devices that execute an operating system or application program directly from nonvolatile storage: A system and method updates a device by storing into nondisk nonvolatile storage such as flash memory, the files used to update the device, using data structures that are swapped, a portion at a time, into available RAM of the device.... Agent: Wong, Cabello, Lutsch, Rutherford & Brucculeri, L.l.p. 20080147964 - Using various flash memory cells to build usb data flash cards with multiple partitions and autorun function: An electronic data flash card includes a processor and at least one flash memory device. The flash memory is partitioned such that it includes a first partition that is formatted using a file system that supports an Autorun function (e.g., CD-ROM file system (CDFS) format, fixed-disk format or Universal Disk... Agent: Blakely Sokoloff Taylor & Zafman 20080147969 - Separate handling of read and write of read-modify-write: Separate handling of read and write operations of Read-Modify-Write Commands in an XDR™ memory system is provided. This invention allows the system to issue other commands between the reads and writes of a RMW. This insures that the dataflow time from read to write is not a penalty. A RMW... Agent: Ibm Corp. (wip) C/o Walder Intellectual Property Law, P.c. 20080147970 - Data storage system having a global cache memory distributed among non-volatile memories within system disk drives: A data storage system having a host computer/server coupled to a bank of disk drives through an interface. The bank of disk drives has a plurality of disk units, each one of such disk drive units having a magnetic storage media. The interface includes: a plurality of front-end directors coupled... Agent: Richard M. Sharkansky 20080147971 - Predictive caching of assets to improve level load time on a game console: A predictive model is used to populate a cache in a videogame system. The predictive model takes as an input a sequence of file sections that have been requested for the associated videogame thus far. The predictive model then returns the names or indicators of one or more file sections... Agent: Woodcock Washburn LLP (microsoft Corporation) 20080147972 - System, method and program for managing storage: System, method and program for managing a storage server comprising first and second clusters of storage controllers. The first cluster comprises one or more storage controllers each controlling one or more storage arrays. The first cluster also comprises a first cache memory and a first nonvolatile storage (“NVS”) shared by... Agent: Ibm Corporation 20080147973 - Provisioning storage: Storage is provisioned. By a user interface hosted at a storage system, a user is allowed to affect a set of storage system configuration settings residing on the storage system. The set of storage system configuration settings has options for different levels of redundant array of independent disks (RAID) data... Agent: Richard M. Sharkansky 20080147974 - Multi-level caching system: The present disclosure describes caching systems and methods for managing the storage of data file in different caching levels. Each caching level represents a faster, but more expensive, storage device or location, with the lowest level, or order, of a cache being the fastest, but also most expensive, and the... Agent: Yahoo! Inc. C/o Greenberg Traurig, LLP 20080147975 - Frozen ring cache: A processor having multiple cores and a multiple cache segments, each core associated with one of the cache segments, the cache segments interconnected by a data communication ring, and logic to disallow operation of the ring at a startup event and to execute an initialization sequence at one or more... Agent: Intel Corporation C/o Intellevate, Llc 20080147977 - Design structure for autonomic mode switching for l2 cache speculative accesses based on l1 cache hit rate: A design structure of a speculative access mechanism in a memory subsystem monitors hit rate of an L1 cache, and autonomically switches modes of speculative accesses to an L2 cache accordingly. If the L1 hit rate is less than a threshold, such as 50%, the speculative load mode for the... Agent: Martin & Associates, Llc 20080147976 - Method and apparatus to achieve more level thermal gradient: Achieving better uniformity of temperature on an integrated circuit while performing burn-in can result in reduced burn-in time and more uniform acceleration. One way to achieve better temperature uniformity is to control dynamic power in the core and cache by operating at different frequencies and increasing switching activity in the... Agent: Zagorin O'brien Graham LLP 20080147978 - Configurable cache for a microprocessor: A cache module for a central processing unit has a cache control unit coupled with a memory, and a cache memory coupled with the control unit and the memory wherein the cache memory has a plurality of cache lines, each cache line having a storage area for storing instructions to... Agent: Baker Botts, LLP 20080147979 - Configurable cache for a microprocessor: A cache module for a central processing unit has a cache control unit with an interface for a memory, a cache memory coupled with the control unit, wherein the cache memory has a plurality of cache lines, at least one cache line of the plurality of cache lines has an... Agent: Baker Botts, LLP 20080147980 - Enhancing performance of a memory unit of a data processing device by separating reading and fetching functionalities: The present invention relates to a data processing device (10) comprising a processing unit (12) and a memory unit (14), and to a method for controlling operation of a memory unit (14) of a data processing device. The memory unit (14) comprises a main memory (16), a low- level cache... Agent: Philips Intellectual Property & Standards 20080147981 - Recommendations for intelligent data caching: According to the present invention, there is provided a computer system, method and apparatus for making intelligent recommendations for dynamic content caching. In one embodiment of the present invention there is provided a computer implemented method for generating intelligent caching recommendations related to dynamic web content for use on a... Agent: Ibm Corporation 20080147982 - Cache line replacement techniques allowing choice of lfu or mfu cache line replacement: Methods and apparatus allowing a choice of Least Frequently Used (LFU) or Most Frequently Used (MFU) cache line replacement are disclosed. The methods and apparatus determine new state information for at least two given cache lines of a number of cache lines in a cache, the new state information based... Agent: Ryan, Mason & Lewis, LLP 20080147983 - Data processing system and method of cache replacement: A data processing system is provided comprising at least one processing unit (10) for processing data; a memory means (40) for storing data; and a cache memory means (20) for caching data stored in the memory means (40). Said cache memory means (20) is associated to at least one processing... Agent: Nxp, B.v. Nxp Intellectual Property Department 20080147984 - Method and apparatus for faster execution path: In accordance with one embodiment, execution of a first instance of a binary program is begun, and program header table data is read for the binary program from a binary file on disk storage. The program header table data is stored in cache memory for use by subsequent instances of... Agent: Hewlett Packard Company 20080147985 - Method and system for purging data from a controller cache: Disclosed are a method, system and computer program for purging data in a data storage system comprising a plurality of hosts one or more data storage devices and a controller, the controller including a cache. In accordance with the present invention, a communication interface is implemented between operating systems (OS)... Agent: Scully, Scott, Murphy & Presser, P.c. 20080147986 - Line swapping scheme to reduce back invalidations in a snoop filter: In an embodiment, a method is provided. The method of this embodiment provides receiving a request for data from a processor of a plurality of processors, determining a cache entry location based, at least in part, on the request, storing the data in a cache corresponding to the processor at... Agent: Intel Corporation C/o Intellevate, Llc 20080147987 - Method, apparatus, and computer program product for a cache coherency protocol state that predicts locations of modified memory blocks: Memory access requests to read exclusive or write data in a cache line that is not currently in the modified invalid state are broadcast first to all nodes. Memory access requests to read exclusive or write data in a cache line that is currently in the modified invalid state are... Agent: Ibm Corp (ya) C/o Yee & Associates Pc 20080147988 - Multiprocessor system with dynamic cache coherency regions: A multiprocessor computer system has a plurality of processing nodes which use processor state information to determine which coherent caches in the system are required to examine a coherency transaction produced by a single originating processor's storage request. A node of the computer has dynamic coherency boundaries such that the... Agent: International Business Machines Corporation 20080147990 - Configurable cache for a microprocessor: A cache module for a central processing unit has a cache control unit coupled with a memory, and a cache memory coupled with the control unit and the memory, wherein the cache memory has a plurality of cache lines, at least one cache line of the plurality of cache lines... Agent: Baker Botts, LLP 20080147989 - Lockdown control of a multi-way set associative cache memory: A multi-way set associative cache memory 6 is provided with lockdown control circuitry 26, 48 for controlling portions of that cache memory to store data which is locked within the cache memory 6 (i.e. not subject to eviction). Programmable lockdown data 38, 40, 42, 44, 46 specifies which ways contain... Agent: Nixon & Vanderhye, Pc 20080147992 - Protecting private data from cache attacks: A method for protecting private data from cache attacks is disclosed. One embodiment includes storing private data in a protected cache line to protect it from cache attacks, receiving a snoop request to the protected cache line, and responding to the snoop request with a miss.... Agent: Intel Corporation C/o Intellevate, Llc 20080147991 - System and method for implementing an enhanced hover state with active prefetches: A system and method for implementing an enhanced hover state with active prefetches. According to a preferred embodiment of the present invention, a snooper in a processing unit receives a system-wide update complete operation indicating a completion of a storage-modifying operation targeting a particular address, where the storage-modifying operation results... Agent: Dillon & Yudell LLP 20080147993 - Information processing unit, system and method, and processor: The invention is provided to improve the information processing efficiency of a multiprocessor system. An information processing apparatus 1000 comprises a main processor 200 for exercising centralized control on the entire apparatus, a graphic processor 100 for performing image processing operations, and a main memory 50. The information processing apparatus... Agent: Katten Muchin Rosenman LLP 20080147994 - Command scheduling method and apparatus of virtual file system embodied in nonvolatile data storage device: A command scheduling method and apparatus for reducing the complexity of a virtual file system embodied in a nonvolatile data storage device and performing efficient interleaving by setting a preparation phase of a command schedule in the virtual file system embodied in the nonvolatile data storage device is provided. The... Agent: Sughrue Mion, Pllc 20080147995 - Systems and methods for multi-frame control blocks: Systems and methods for implementing multi-frame control blocks in a network processor are disclosed. Embodiments include systems and methods to reduce long latency memory access to less expensive memory such as DRAM. As a network processor in a network receives packets of data, the network processor forms a frame control... Agent: Ibm Coporation (rtp) C/o Schubert Osterrieder & Nickelson Pllc 20080147996 - Atomic read/write support in a multi-module memory configuration: Efficient transfer of data to and from random access memory is described. Multiple request sources and a memory system comprise memory modules having memory banks, each bank containing rows of data. The retrieval comprises transferring all data pursuant to a given request by one source before any data is transferred... Agent: Driggs, Hogg, Daugherty & Del Zoppo Co., L.p.a. 20080147998 - Method and apparatus for detecting static data area, wear-leveling, and merging data units in nonvolatile data storage device: Provided are a method and apparatus for wear-leveling of a nonvolatile data storage device, whereby a wear-leveling effect is maximized by storing an age value indicating a write time in each data unit of the nonvolatile data storage device and detecting a static data area based on age values. The... Agent: Sughrue Mion, Pllc 20080147999 - Method and system for data storage, and corresponding computer-program product: A system architecture for storing and retrieving data includes a storage device organized in a plurality of blocks. There is provided at least one classifying circuit for organizing the data to be stored in classes according to their content, associating to the data thus organized class-of-content identifiers. The input information... Agent: Seed Intellectual Property Law Group Pllc 20080147997 - Systems and methods for facilitating storage operations using network attached storage devices: A system and method for communicating, browsing, verifying and routing data in storage operation systems using network attached storage devices is provided. In some embodiments, the system may include a management module and a media management component connected to the management server, which interoperate with network attached storage devices to... Agent: Brown, Rudnick, Berlack & Israels, LLP. 20080148000 - Techniques for data replication with snapshot capabilities: Techniques for data replication are presented. A snap shot request is processed within an environment associated with a local volume by flushing pending Input/Output (I/O) operations into an event packet. The event packet is sent to a replicated volume and processed against the replicated volume to create a snap shot... Agent: Schwegman, Lundberg & Woessner/novell 20080148001 - Virtual secure on-chip one time programming: One time programming functionality is provided on an integrated circuit by receiving one time programmable (OTP) data from a source that is external to the integrated circuit. It is determined whether the received OTP data is authentic, and if so, the received OTP data is stored in a write-lockable memory... Agent: Potomac Patent Group Pllc 20080148002 - Method and apparatus for allocating a dynamic data structure: A method, system and program are provided for allocating a data structure to memory by selecting a page of memory having a free entry, allocating the free entry for exclusive storage of a data element in the data structure, and then updating control information on the selected page with management... Agent: Hamilton & Terrile, LLP Ibm Austin 20080148003 - Spatial based dynamic transceiver adjustment: Embodiments of the invention address deficiencies of the art in respect to parameter value configuration for signaling in a multi-drop net, and provide a novel and non-obvious method, system and apparatus for spatial based transceiver adjustment. In one embodiment of the invention, a spatial based dynamic transceiver configuration method can... Agent: Carey, Rodriguez, Greenberg & Paul, LLP Steven M. Greenberg 20080148004 - Storage device with opportunistic address space: A data storage device comprises storage media including physical data blocks. The data storage device comprises a storage circuit. The storage circuit compresses a user data block into a compressed user data block before storing the compressed user data in one of the physical data blocks, leaving an unused block... Agent: Seagate Technology Llc C/o Westman Champlin & Kelly, P.a. 20080148005 - Apparatus and method for communicating with an i/o device using a queue data structure and pre-translated addresses: An apparatus and method for communicating with an I/O device or endpoint using a queue data structure and pre-translated addresses associated with the queue data structure are provided. With the apparatus and method, a device driver invokes device driver services for initializing address translation and protection table (ATPT) entries in... Agent: Ibm Corp. (wip) C/o Walder Intellectual Property Law, P.c. 20080148006 - Mapping compound keys: Systems and techniques for mapping compound keys. In one aspect, a method includes receiving a first compound key, mapping the first compound key to a first surrogate key, mapping the first surrogate key to a second surrogate key, mapping the second surrogate key to a second compound key, and making... Agent: Mintz, Levin, Cohn, Ferris, Glovsky & Popeo, P.c. Attn: Patent Intake Customer No. 64280 20080148007 - Method and apparatus for selectively utilizing information within a semiconductor device: Embodiments of the present invention include an apparatus to selectively provide information within a device to enable the device to perform a function. The apparatus comprises a generator unit to generate information for the device to perform the function, a receiver unit to receive information from a source and provide... Agent: Edell, Shapiro & Finnan, Llc 20080148008 - Moving, resizing, and memory management for producer-consumer queues: Systems, methods, and software products for moving and/or resizing a producer-consumer queue in memory without stopping all activity is provided so that no data is lost or accidentally duplicated during the move. There is a software consumer and a hardware producer, such as a host channel adapter.... Agent: Cantor Colburn LLP-ibm Poughkeepsie 06/12/2008 > patent applications in patent subcategories.20080140905 - Magnetic disk unit, file management system, and file management method: A file management system including a hard disk unit and a file management unit. The file management unit manages data to be read and written from and into the hard disk unit such that data in a file is continuous in a predetermined logical address space and specifies a target... Agent: Shimokaji & Associates, P.c. 20080140906 - Storage system: In a storage system having a plurality of virtualization apparatuses that allocate a storage area which a storage device has, form a plurality of virtual volumes, and process input-output from a host processor to one of the virtual volumes, a request for completing all the input-output being processed that is... Agent: Townsend And Townsend And Crew, LLP 20080140909 - Apparatus, system, and method for managing data from a requesting device with an empty data token directive: An apparatus, system, and method are disclosed for managing data with an empty data segment directive at the requesting device. The apparatus, system, and method include a token directive generation module and a token directive transmission module. The token directive generation module generates a storage request with a token directive.... Agent: Kunzler & Mckenzie 20080140910 - Apparatus, system, and method for managing data in a storage device with an empty data token directive: An apparatus, system, and method are disclosed for managing data with an empty data segment directive at the storage device. The apparatus, system, and method for managing data include a write request receiver module and a data segment token storage module. The write request receiver module receives a storage request... Agent: Kunzler & Mckenzie 20080140907 - Multimodal memory controllers: Multimodal memory controllers are disclosed that include: a transceiver circuit having at least one internal signal line, a first external signal line, a second external signal line, and a mode control signal line, the mode control signal line having asserted upon it a mode control signal, and the transceiver circuit... Agent: Ibm (roc-blf) 20080140908 - Storage system, and method and program for selecting memory region: A storage system includes a command collecting unit 40 that collects a command for a memory region targeted for transfer and extracts an access pattern from the collected command, a test command issuing unit 41 that issues a test command to a transfer destination candidate memory region using the extracted... Agent: Nec Corporation Of America 20080140911 - Fsa extension architecture for programmable intelligent search memory: Memory architecture provides capabilities for high performance content search. The architecture creates an innovative memory that can be programmed with content search rules which are used by the memory to evaluate presented content for matching with the programmed rules. When the content being searched matches any of the rules programmed... Agent: Dla Piper Us LLP 20080140912 - Programmable intelligent search memory: Memory architecture provides capabilities for high performance content search. The architecture creates an innovative memory that can be programmed with content search rules which are used by the memory to evaluate presented content for matching with the programmed rules. When the content being searched matches any of the rules programmed... Agent: Dla Piper Us LLP 20080140921 - Externally removable non-volatile semiconductor memory module for hard disk drives: A hard disk drive system comprises a hard disk assembly (HDA) comprises a magnetic medium that stores data. A spindle motor rotates the magnetic medium. A read/write element writes the data to and reads the data from the magnetic medium. A first connector arranged on the HDA receives a removable... Agent: Harness, Dickey & Pierce P.L.C 20080140918 - Hybrid non-volatile solid state memory system: A solid state memory system comprises a first nonvolatile semiconductor (NVS) memory that has a first write cycle lifetime, a second nonvolatile semiconductor (NVS) memory that has a second write cycle lifetime that is different than the first write cycle lifetime, and a wear leveling module. The wear leveling module... Agent: Harness, Dickey & Pierce P.L.C 20080140917 - Interval symbol architecture for programmable intelligent search memory: Memory architecture provides capabilities for high performance content search using regular expressions and patterns of strings. The architecture creates an innovative memory that can be programmed with content search rules which are used by the memory to evaluate presented content for matching with the programmed rules. When the content being... Agent: Dla Piper Us LLP 20080140915 - Memory card system and method for transferring lifetime information thereof: A memory card system and method of transmitting lifetime information thereof includes a host generating a lifetime information command, and a memory card including a memory to store data provided from the host, the memory card providing the host with lifetime information of the memory in response to the lifetime... Agent: F. Chau & Associates, Llc 20080140914 - Memory system and data transfer method thereof: A method for transferring data in a memory system including at least first and second memories, includes activating the first memory to conduct a read operation, activating the second memory during the read operation of the first memory, and transferring data which is obtained from the read operation, directly to... Agent: F. Chau & Associates, Llc 20080140920 - Microcomputer for flash memory rewriting: A microcomputer and method are provided capable of restarting a rewrite program without the need for changing a mode using an external terminal when rewriting nonvolatile memory fails. A CPU of a microcomputer executes a rewrite program to clear FLASH status 0 of flash memory and rewrite all areas in... Agent: Posz Law Group, Plc 20080140919 - Multi-channel solid-state storage system: A data storage system includes a data management system that transfers data between a host system and multiple storage devices through multiple channels. The data management system receives data from the host system and writes the data as data segments to the multiple storage devices. Each data segment may comprise... Agent: Stec, Inc. 20080140913 - Storage device with 1394 interface: A storage device with a 1394 interface is disclosed herein, which receives an accessed command from a host to access data. Herein, the storage device with the 1394 interface comprises at least a 1394 physical layer, a storage module and a controller. After the 1394 physical layer of the storage... Agent: Lin & Associates Intellectual Property, Inc. 20080140916 - System and method of operating memory devices of mixed type: A memory system architecture is provided in which a memory controller controls memory devices in a serial interconnection configuration. The memory controller has an output port for sending memory commands and an input port for receiving memory responses for those memory commands requisitioning such responses. Each memory device includes a... Agent: Borden Ladner Gervais LLP Anne Kinsman 20080140922 - Storage element and memory: A storage element includes a storage layer, a fixed magnetization layer, a spin barrier layer, and a spin absorption layer. The storage layer stores information based on a magnetization state of a magnetic material. The fixed magnetization layer is provided for the storage layer through a tunnel insulating layer. The... Agent: Bell, Boyd & Lloyd, LLP 20080140923 - Deferring refreshes during calibrations in memory systems: A memory system employs calibrations to ensure the precise transmission of data. During calibrations, memory refreshes can occur; however, these refreshes can interfere with calibration streams. Therefore, to alleviate collisions and interferences, refreshes are deferred to periods where no calibrations are taking place. The number of deferred refreshes is also... Agent: Ibm Corp. (wip) C/o Walder Intellectual Property Law, P.c. 20080140925 - Apparatus and method for multi-hit detection in associative memories: An apparatus and method for multiple hit (multi-hit) detection in associative memories, such as a content addressable memory (CAM), are provided. The illustrative embodiments include a hit bitline that discharges as RAM side entries of the associative memory are accessed. The hit bitline is precharged high and pulled low by... Agent: Ibm Corp. (wip) C/o Walder Intellectual Property Law, P.c. 20080140924 - Apparatus and method for transparent multi-hit correction in associative memories: An apparatus and method for transparent multi-hit correction in associative memories are provided. In one illustrative embodiment, a content associative memory (CAM) device is provided that transparently and independently executes a precise corrective action in the case of a multiple hit being detected. The wordlines of a CAM array are... Agent: Ibm Corp. (wip) C/o Walder Intellectual Property Law, P.c. 20080140926 - Laser drivers that provide double buffering of serial transfers: Double buffering of serial transfers is provided in order to allow for increased serial transfer rate without requiring increased internal processing speeds. A laser driver serial controller serially receives a word including address bits and data bits. During a write operation, the address bits are serially shifted into an address... Agent: Fliesler Meyer LLP 20080140927 - Tape recording apparatus and method: A tape recording apparatus is configured for sequentially recording files when receiving a command to write the files from an external host. The tape recording apparatus includes a buffer for temporarily storing the files, a tape on which the files are recorded, a writing device for writing the files stored... Agent: Kenneth L. Sherman, Esq. C/o Myers Dawes Andras & Sherman, LLP 20080140928 - Apparatus and method for performing a plurality of storage devices: A storage device batch and parallel processing method adapted for an electronic apparatus, including: (a) connecting a plurality of storage devices to the electronic apparatus; (b) logging device identifiers and disk identifiers of the connected storage devices respectively into a device identifier table and a disk identifier table; (c) obtaining... Agent: Pce Industry, Inc. Att. Cheng-ju Chiang 20080140929 - Storage system: The storage system comprises a disk controller for receiving write commands from a computer, and a plurality of disk devices in which data is written in accordance with the control of the disk controller. The size of the first block which constitutes the data unit handled in the execution of... Agent: Mattingly, Stanger, Malur & Brundidge, P.c. 20080140932 - Apparatus, system, and method for an in-server storage area network: An apparatus and system are disclosed for an in-server storage area network (“SAN”). A first storage controller is included within a first server. The first storage controller controls at least one storage device. The first server includes a network interface shared by the first server and the first storage controller.... Agent: Kunzler & Mckenzie 20080140931 - Disk array system, disk array method, and computer product: A disk enclosure issues various small computer system interface (SCSI) commands to hard disk drives (HDDs), and acquires and stores therein disk detail data on all the HDDs. A disk controller is connected to the disk enclosure via an exclusive SCSI cable and the disk controller issues the SCSI command... Agent: Staas & Halsey LLP 20080140930 - Virtual drive mapping: The automatic mapping of a set of physical drives to virtual drives is disclosed. Given a maximum set of n physical servers, S1-Sn, and a maximum set of m physical drives, D1-Dm, a mapping of a set of virtual drives, V1-Vn, to the physical drives D1-Dm, is created, assuming n... Agent: Emulex Design & Manufacturing Corporation C/o Morrison & Foerster LLP 20080140933 - Method and apparatus for displaying file in terminal having removable memory device: A method and apparatus for displaying a file in a terminal that may immediately move to a recently copied or selected file, when a removable memory device is inserted into the terminal, are provided. The method of displaying a file in a terminal having a removable memory device includes inspecting... Agent: H.c. Park & Associates, Plc 20080140934 - Store-through l2 cache mode: A method and apparatus for minimizing unscheduled D-cache miss pipeline stalls is provided. In one embodiment, an L2 cache may be operated in a store-through mode, whereby data from store instructions that cause L1 misses are sent directly to the L2 cache without causing pipeline stalls. The store-through mode may... Agent: Ibm Corporation, Intellectual Property Law Dept 917, Bldg. 006-1 20080140935 - Efficient marking of shared cache lines: One embodiment of the present invention provides a system that efficiently marks cache lines in a multi-processor computer system. The system starts by receiving a load request for a cache line from a requesting thread. Upon receiving the load request, the system loads a copy of the cache line into... Agent: Pvf -- Sun Microsystems Inc. C/o Park, Vaughan & Fleming LLP 20080140936 - Method for priority scheduling and priority dispatching of store conditional operations in a store queue: A method, system, and processor chip design for reducing the latency between completing a LARX operation and receiving the associated STCX operation to complete the update to the cache line. Each entry of the store queue of the issuing processor is provided an additional tracking bit (priority bit). The priority... Agent: Dillon & Yudell LLP 20080140937 - System and methodology providing multiple heterogeneous buffer caches: A method for temporarily storing data objects in memory of a distributed system comprising a plurality of servers sharing access to data comprises steps of: reserving memory at each of the plurality of servers as a default data cache for storing data objects; in response to user input, allocating memory... Agent: John A. Smart 20080140938 - Systems and methods of marking large objects as non-cacheable: A device that implements a method for performing integrated caching in a data communication network. The device is configured to receive a packet from a client over the data communication network, wherein the packet includes a request for an object. At the operating system/kernel level of the device, one or... Agent: Choate, Hall & Stewart LLP 20080140939 - System and method for dynamic sizing of cache sequential list: A self-tuning, low overhead, simple to implement, locally adaptive, novel cache management policy that dynamically and adaptively partitions the cache space amongst sequential and random streams so as to reduce read misses.... Agent: Rogitz & Associates 20080140940 - System and method for dynamic sizing of cache sequential list: A self-tuning, low overhead, simple to implement, locally adaptive, novel cache management policy that dynamically and adaptively partitions the cache space amongst sequential and random streams so as to reduce read misses.... Agent: Rogitz & Associates 20080140941 - Method and system for hoarding content on mobile clients: A device and method for efficient hoarding content set on a mobile client prior to disconnection of the mobile client from a network. The content set to be hoarded on the mobile client and a respective schedule for hoarding the content set on the mobile client are dynamically computed by... Agent: Frederick W. Gibb, Iii Gibb & Rahman, Llc 20080140942 - Implementing a hot coherency state to a cache coherency protocol in a symmetric multi-processor environment: A computer system is provided that has a main memory and a plurality of processor agents each having a last level cache and a hot cache. Each processor agent is configured to store cache lines in the last level cache and the hot cache. The hot cache is configured to... Agent: Hoffman Warnick & Dalessandro Llc 20080140943 - System and method for completing full updates to entire cache lines stores with address-only bus operations: A method and processor system that substantially eliminates data bus operations when completing updates of an entire cache line with a full store queue entry. The store queue within a processor chip is designed with a series of AND gates connecting individual bits of the byte enable bits of a... Agent: Dillon & Yudell LLP 20080140945 - Distributed addressing in solid-state storage: A data storage system includes a data management system that transfers data between a host system and multiple storage devices through multiple channels. The data addressing is distributed amongst channels to improve system performance and durability. In one embodiment, each channel has an address translation table or address map which... Agent: Stec, Inc. 20080140944 - Method and apparatus for storage resource management in plural data centers: A controller in local site can process a request for storage resources from requestors like host computers, backup servers and tier manager. The controller checks own resource information including information about storage resources in the local site, according to requirements based on the request. The controller also asks other controllers... Agent: Sughrue Mion, Pllc 20080140948 - Apparatus and method for producing device identifiers for serially interconnected devices of mixed type: A plurality of memory devices of mixed type (e.g., DRAMs, SRAMs, MRAMs and NAND-, NOR- and AND-type Flash memories) are serially interconnected. Each device has device type information on its device type. A specific device type (DT) and a device identifier (ID) contained in a serial input (SI) are fed... Agent: Borden Ladner Gervais LLP Anne Kinsman 20080140946 - Apparatus, system, and method for protecting hard disk data in multiple operating system environments: An apparatus, system, and method are disclosed for protecting hard disk data in multiple operating system environments. The present invention restricts access of a hard file to a range of logical addresses using a controller module configured to access a hard file in response to a request for a logical... Agent: Kunzler & Mckenzie 20080140950 - Data transfer control apparatus, recording medium storing data transfer control program, and data transfer control method: A buffer has a capacity of an integral multiple of the number of transferred bits (i.e., the number of data bits transferred at electrically the same timing) between the buffer and a recording medium and between the buffer and a controller. Data transfer is performed between the buffer and the... Agent: Staas & Halsey LLP 20080140949 - Flexray communication module: A FlexRay communication module for coupling a FlexRay communication connection to a subscriber, associated with the FlexRay communication module, in a FlexRay network over which messages are transferred, the FlexRay communication module including a first assemblage for storing at least a portion of the transferred messages, and a second assemblage... Agent: Kenyon & Kenyon LLP 20080140947 - Identification of fixed content objects in a distributed fixed content storage system: This disclosure describes identification of fixed content objects in a distributed fixed content storage system. Unique object identifiers are assigned in a distributed object storage system which consists of a plurality of storage media interconnected over networks subject to disruptions. The object identifier assignment prevents object identifier collisions in a... Agent: Knobbe Martens Olson & Bear LLP 20080140951 - Read-copy-update (rcu) operations with reduced memory barrier usage: Read-copy-update (RCU) is performed within real-time and other types of systems, such that memory barrier usage within RCU is reduced. A computerized system includes processors, memory, updaters, and readers. The updaters update contents of a section of the memory by using first and second sets of per-processor counters, first and... Agent: Law Offices Of Michael Dryja 20080140952 - Reconfigurable memory module and method: A computer system includes a controller coupled to a plurality of memory modules each of which includes a memory hub and a plurality of memory devices divided into a plurality of ranks. The memory hub is operable to configure the memory module to simultaneously address any number of ranks to... Agent: Edward W. Bulchis, Esq. Dorsey & Whitney LLP 20080140953 - Method for priority scheduling and priority dispatching of store conditional operations in a store queue: A method, system, and processor chip design for reducing the latency between completing a LARX operation and receiving the associated STCX operation to complete the update to the cache line. Each entry of the store queue of the issuing processor is provided an additional tracking bit (priority bit). The priority... Agent: Dillon & Yudell LLP 20080140955 - Reproduction device and reproducing method: A reproduction device for improving reading performance. A storage processing unit includes a detection circuit for detecting a sync code from read data, which includes alternately arranged sync codes and data segments. An analysis circuit analyzes a read status of the sync code detected by the detection circuit. A storage... Agent: Arent Fox LLP 20080140954 - System for page-out and page-in of stale objects in memory: A system for moving an object from a short lived memory area in a program address space on a physical memory into a tenured memory area in response to a determination that the object has not been freed from the short lived memory area. If the object in the tenured... Agent: Duke W. Yee 20080140956 - Advanced processor translation lookaside buffer management in a multithreaded system: An advanced, processor comprises a plurality of multithreaded processor cores each having a data cache and instruction cache. A data switch interconnect is coupled to each of the processor cores and configured to pass information among the processor cores. A messaging network is coupled to each of the processor cores... Agent: Zilka-kotab, Pc 20080140957 - Critical memory: Typical computer programs may incur costly memory errors that result in corrupted data. A new memory model is presented wherein it may be determined that certain data is critical and critical data may be stored and protected during computer application execution. Critical Memory allows that data determined to be critical... Agent: Workman Nydegger/microsoft 20080140958 - Executing unsigned content and securing access in a closed system: Mechanisms are disclosed that allow for execution of unsigned content and the securing of resources in a closed system when such unsigned content is executing on the system. For example, an access layer is used between an operating system layer of the closed system and the actual unsigned content. This... Agent: Woodcock Washburn LLP (microsoft Corporation) 20080140959 - One-touch backup system: Techniques are disclosed for backing up or restoring the state of a mobile computing device in response to a single action performed by a user. A user may, for example, insert the mobile computing device into a cradle and press a “backup” button on the cradle or device, in response... Agent: Mattingly, Stanger, Malur & Brundidge, P.c. 20080140964 - Digtal photo frame with automatic backup function: A digital photo frame with automatic backup function includes a storage unit; an interface for connecting with an external storage device; and a processing unit. The processing unit includes a detecting module for detecting whether the interface is connected with the external storage device; an obtaining module for obtaining an... Agent: North America Intellectual Property Corporation 20080140966 - Method for remote copy pair migration: During an asynchronous remote copy process for a plurality of asynchronous remote copy pairs, a copy of data in a migration source primary storage area is stored in a migration destination primary storage area, and the copy of data in the migration source primary storage area is also stored in... Agent: Mattingly, Stanger, Malur & Brundidge, P.c. 20080140963 - Methods and systems for storage system generation and use of differential block lists using copy-on-write snapshots: Methods and systems for generating differential backup or roll forward data within a storage system. Snapshot copies are generated within the storage system using copy-on-write techniques to maintain the integrity of the snapshots so generated. As an atomic operation with the generation of any snapshot, a copy of the list... Agent: Lsi Corporation 20080140962 - Protection of critical memory using replication: Typical computer programs may incur costly memory errors that result in corrupted data. A new memory model is presented wherein it may be determined that certain data is critical and critical data may be stored and protected during computer application execution. Critical Memory allows that data determined to be critical... Agent: Workman Nydegger/microsoft 20080140965 - Resource management for data storage services: Provided are a method, system, and an article of manufacture, wherein resources corresponding to at least one copy pool are acquired, and wherein the at least one copy pool has been defined for a first primary storage pool of a storage hierarchy. The acquired resources are retained, in response to... Agent: Konrad Raynes & Victor, LLP. Attn: Ibm37 20080140961 - Single channel memory mirror: Embodiments of the invention address deficiencies of the art in respect to memory fault tolerance, and provide a novel and non-obvious method, system and apparatus for single channel memory mirroring. In one embodiment of the invention, a single channel memory mirroring system can be provided. The single channel memory mirroring... Agent: Carey, Rodriguez, Greenberg & Paul, LLP Steven M. Greenberg 20080140960 - System and method for optimizing memory usage during data backup: A system and method to optimize memory usage during data backup. The system generates lists of files and attributes corresponding to local files and backup files, selectively allocates storage of the lists to the hard disk and/or memory, compares the lists, and updates the backup files to reflect differences between... Agent: Kunzler & Mckenzie 20080140970 - Advanced synchronization and contention resolution: A multiple computer environment is disclosed in which an application program executes simultaneously on a plurality of computers (M1, M2, . . . Mn) interconnected by a communications network (3) and in which the local memory of each computer is maintained substantially the same by updating in due course. A... Agent: Perkins Coie LLP 20080140971 - Memory consistency protection in a multiprocessor computing system: A method and apparatus to protect memory consistency in a multiprocessor computing system are described, in particular relating to program code conversion such as dynamic binary translation. The exemplary system provides a memory, processors and a controller/translator unit (CTU) arranged to convert subject code into at least first and second... Agent: Wilmerhale/boston 20080140969 - Method and system for dividing a hard disk drive into multiple host access spaces: Data storage device, system, and method for restricting host access to only one portion of a data storage device includes a storage device having a user space including a plurality of sectors and a plurality of host access spaces each including a corresponding plurality of portions of the plurality of... Agent: Trask Britt 20080140967 - Method and system for programmable memory device security: A removable digital data storage device has a programmable memory controller, a data storage medium and a data destruction means. The memory controller is encoded with a firmware program to provide a computer device driver interface, wherein the firmware program further configures the memory controller to secure data on the... Agent: Driggs, Hogg, Daugherty & Del Zoppo Co., L.p.a. 20080140968 - Protecting memory by containing pointer accesses: In one embodiment, the present invention includes a method for associating a first identifier with a first pointer that points to a first object in a memory. The first identifier may correspond to a value in a segment of a map array for a location of the first object in... Agent: Trop Pruner & Hu, Pc 20080140972 - Memory card system with password confirmation and transmission: A memory card system includes a memory card and a host for generating a password confirm command and a password transmission command. The password confirm command is used for determining whether a password has been set in the memory card. Each of the password confirm command and the password transmission... Agent: Law Office Of Monica H Choi 20080140973 - Contention detection with data consolidation: A multiple computer system is disclosed in which n computers (M1, M2 . . . Mn) each run a different portion of a single application program written to execute only on a single computer. The local memory of each computer is maintained substantially the same by updating all computers with... Agent: Perkins Coie LLP 20080140974 - Low power memory device: In a memory device having a memory core and a signal interface, receiving a command that specifies at least a portion of a memory access. During the memory access, transferring data between the memory core and the signaling interface, and transferring the data between the signaling interface and an external... Agent: Shemwell Gregory & Courtney LLP 20080140976 - Advanced contention detection: A multiple computer system is disclosed in which n computers (M1, M2 . . . Mn) each run a different portion of a single application program written to execute only on a single computer. The local memory of each computer is maintained substantially the same by updating all computers with... Agent: Perkins Coie LLP 20080140975 - Contention detection with data consolidation: A multiple computer system is disclosed in which n computers (M1, M2 . . . Mn) each run a different portion of a single application program written to execute only on a single computer. The local memory of each computer is maintained substantially the same by updating all computers with... Agent: Perkins Coie LLP 20080140977 - Communication apparatus and information transfer method: A communication apparatus has plural processors to perform pipeline processing on communication data. A first processor among the plural processors transfers information, used by a second processor to perform post-stage processing of the first processor, from a first memory to a second memory.... Agent: Morgan & Finnegan, L.l.p. 20080140978 - Identifying code that wastes virtual memory: A method of runtime analysis of a computer program can include detecting allocations of virtual memory regions during runtime of the computer program. An entry can be created in a list of existing virtual memory regions for each allocation of a virtual memory region during runtime. The list can be... Agent: Cuenot & Forsythe, L.l.c. 20080140980 - Memory arrangement for multi-processor systems: A hardware memory architecture or arrangement suited for multi-processor systems or arrays is disclosed. In one aspect, the memory arrangement includes at least one memory queue between a functional unit (e.g., computation unit) and at least one memory device, which the functional unit accesses (for write and/or read access).... Agent: Knobbe Martens Olson & Bear LLP 20080140979 - Method of allocating stack in multi-threaded sensor operating system environment: Provided is a method of allocating a stack in a multi-threaded sensor operating system environment. The method dynamically allocates as much stack space as is required by a thread, thereby enabling efficient use of stack space. The method includes the steps of: whenever a function is called while a thread... Agent: Ladas & Parry LLP 20080140981 - System and method for providing application program interface program for mobile terminal: Provided are a system and method for providing an Application Program Interface (API) program of a mobile terminal. A system for providing an API program of a mobile terminal to a program terminal includes: a program terminal for building a memory according to information about a memory size allocated by... Agent: The Farrell Law Firm, P.c. 20080140983 - Affinity-based clustering of vectors for partitioning the columns of a matrix: A computer system for partitioning the columns of a matrix A. The computer system includes a processor and a memory unit coupled to the processor. Program code in the memory unit, when executed by the processor, implements the method. Matrix A is provided in a memory device and has n... Agent: Schmeiser, Olsen & Watts 20080140985 - Apparatus to preserve trace data: A method, apparatus, and computer instructions for processing trace data in a logical partitioned data processing system. A partition causing an exception is identified in response to detecting the exception. The partition is one within a set of partitions in the logical partitioned data processing system. The trace data for... Agent: Ibm Corp (ya) C/o Yee & Associates Pc 20080140982 - Redundant multiple computer architecture: A multiple computer system incorporating a redundant memory architecture is disclosed. Memory locations (0-99, A-C) stored on one machine (C1, M1) are stored on the hierarchically adjacent machines (C2, M2) and maintained updated. In the event of the failure of only one machine, the hierarchically adjacent machine has the memory... Agent: Perkins Coie LLP 20080140984 - Shared buffer having hardware-controlled buffer regions: Buffer memories having hardware controlled buffer space regions in which the hardware controls the dimensions of the various buffer space regions to meet the demands of a particular system. The hardware monitors the usage of the buffer data regions over time and subsequently and automatically adjusts the dimensions of the... Agent: Ibm Corporation, Intellectual Property Law Dept 917, Bldg. 006-1 20080140986 - Method for accessing target register of registers and apparatus thereof: A method is disclosed for accessing a target register of a plurality of registers. The method includes: receiving an instruction containing a register index field; and mapping the register index field to the target register access index for accessing the target register. A data accessing apparatus corresponding to this method... Agent: North America Intellectual Property Corporation 20080140987 - System and method for context-independent codes for off-chip interconnects: A system and method for context-independent coding using frequency-based mapping schemes, sequence-based mapping schemes, memory trace-based mapping schemes, and/or transition statistics-based mapping schemes in order to reduce off-chip interconnect power consumption. State-of-the-art context-dependent, double-ended codes for processor-SDRAM off-chip interfaces require the transmitter and receiver (memory controller and SDRAM) to collaborate... Agent: 24ip Law Group Usa, Pllc 20080140988 - Method and device for reducing memory resource utilization: A method for reducing memory resource utilization is disclosed, applied to simplify address space of a table. Values stored in address fields of an original table are analyzed to determine whether logical relationship is detected between the values. If the logical relationship is detected, the values stored in the original... Agent: Quintero Law Office, Pc 06/05/2008 > patent applications in patent subcategories.20080133816 - Goal shielding interface: A computer interface and a method of operating the same for interacting with a user to improve the user's ability to sub-consciously shield an identified goal, such as eating healthily, taking regular exercise and studying for exams. The method comprising presenting the user with a series of stimuli, each stimulus... Agent: Unilever Intellectual Property Group 20080133817 - Memory module, memory controller, communication unit, and method of operating: A communication unit is configured to operate with a memory module. The communication unit includes a first connection configured to couple to a memory controller, a second connection configured to couple to memory of the memory module, and a search engine. The search engine includes a search routine activatable by... Agent: Dicke, Billig & Czaja 20080133818 - Method of programming, erasing and repairing a memory device: A method of programming and erasing a memory device is provided. The memory device includes first and second electrodes and a switching layer therebetween. A first on-state resistance characteristic of the memory device is provided in programming the memory device by application of a first voltage to the gate of... Agent: Paul J. Winters 20080133819 - Ddr flash implementation with hybrid row buffers and direct access interface to legacy flash functions: A Double Data Rate (DDR) nonvolatile memory includes a DDR I/F block to receive an address that is used to separate DDR data into coherent data and non-coherent data that are stored separately in the DDR nonvolatile memory.... Agent: Intel Corporation C/o Intellevate, Llc 20080133821 - Ddr flash implementation with direct register access to legacy flash functions: A Double Data Rate (DDR) nonvolatile memory for use with a wireless device. A host processor transfers commands and data through a DDR interface of the nonvolatile memory. The DDR nonvolatile memory implements legacy flash functions while maintaining DDR behavior.... Agent: Intel Corporation C/o Intellevate, Llc 20080133820 - Ddr flash implementation with row buffer interface to legacy flash functions: A DDR non-volatile memory providing Double Data Rate (DDR) operation by decoding an address received from an external processor at a DDR interface to provide a command to store data in page buffers. The data received from the external processor at the DDR interface is transferred to page buffers based... Agent: Intel Corporation C/o Intellevate, Llc 20080133822 - High-speed download device using multiple memory chips: A flash memory system for an A/V player, utilizing a two-level round-robin write scheme upon N flash memory planes, enabling the A/V player to be loaded with data at a data throughput essentially N times the write throughput of one of the flash memory planes. The flash chips' memory cores... Agent: Richard C. Calderwood 20080133824 - Memory card system including nand flash memory and sram/nor flash memory, and data storage method thereof: An integrated circuit memory system includes a random access memory device, a flash memory device and a memory controller, which may be embodied on a single integrated circuit substrate. The memory controller is configured to respond to at least one command to write data into the flash memory device by... Agent: Myers Bigel Sibley & Sajovec 20080133823 - Method for describing memory contents and for describing the transfer of memory contents: 20080133826 - Information processing apparatus and power supply control method for information processing apparatus: According to one embodiment, there is provided an information processing apparatus including a power supply unit which outputs a voltage when an external AC current is supplied to the power supply unit, a nonvolatile memory, a volatile memory, and a control unit to which the nonvolatile memory and the volatile... Agent: Pillsbury Winthrop Shaw Pittman, LLP 20080133825 - System and method for simulating an aspect of a memory circuit: A memory subsystem is provided including an interface circuit adapted for coupling with a plurality of memory circuits and a system. The interface circuit is operable to interface the memory circuits and the system for emulating at least one memory circuit with at least one aspect that is different from... Agent: Zilka-kotab, Pc- Mrm1 20080133827 - Method of storing data on a secondary storage device: A backup method relies on a single secondary storage device, such as a tape storage device, which emulates multiple secondary storage devices. The emulated secondary storage devices are coupled to data sources. Data which is received from the data sources is tagged with respective unique identifiers, interleaved and stored on... Agent: Hewlett Packard Company 20080133828 - Storage system and data management method: Proposed is a storage system and a data management method enabling the easy operation of the storage system and capable of alleviating the burden on a system administrator by managing the full backup and snapshot in the same storage extent. This storage system includes a creation unit for associating a... Agent: Stanley P. Fisher Reed Smith LLP 20080133829 - Information processing apparatus: According to one embodiment, an information processing apparatus includes a main body, a display panel, a position sensor, a disk drive and a controller. The display panel is rotatably attached to the main body between a close position and an open position. The position sensor detects a position of the... Agent: Blakely Sokoloff Taylor & Zafman 20080133830 - Efficient utilization of cache servers in mobile communication system: A data center includes an individual storage unit having storage areas for respective user apparatuses, a shared storage unit having a storage area for sharing by the user apparatuses, a unit configured to store data received from an external node in one of the individual storage unit and the shared... Agent: Katten Muchin Rosenman LLP 20080133831 - System and method of volume group creation based on an automatic drive selection scheme: A method and/or a system for volume group creation based on an automatic drive selection scheme are disclosed. In one embodiment, a method of a redundant array of independent drives (RAID) includes processing at least one attribute data describing a volume group of the RAID. The method also includes automatically... Agent: Lsi Logic Corporation 20080133832 - Flash drive-radio combination: A flash drive incorporating a FM scanner radio, of which the circuitry is electrically isolated from each other and separately powered to reduce production cost and size. The flash drive-radio combination comprises a radio and a flash drive encased in a housing. The radio is configured only to search, receive,... Agent: The Soni Law Firm 20080133833 - Time-switch carrying removable storage and semiconductor integrated circuit: Time-switch carrying removable storage includes a memory cell array, a bit line decoder connected with bit lines of the memory cell array, a word line decoder connected with word lines of the memory cell array, a bit line system amplifier connected with the bit line decoder, a word line system... Agent: Oblon, Spivak, Mcclelland Maier & Neustadt, P.c. 20080133834 - Bit ordering for communicating an address on a serial fabric: A method for handling a request of storage on a serial fabric comprising formatting an address for communication on a serial fabric into a plurality of fields including a field comprising at least one set selection bit and a field comprising at least one tag bit. The address is communicated... Agent: Hewlett Packard Company 20080133835 - Efficient data storage system: A system and method are disclosed for providing efficient data storage. A data stream comprising a plurality of data segments is received. The system determines whether one of the plurality of data segments has been stored previously using a summary in a low latency memory; in the event that the... Agent: Van Pelt, Yi & James LLP 20080133837 - Apparatus for aging data in a cache: A computer implemented method, apparatus, and computer usable code for managing cache data. A partition identifier is associated with a cache entry in a cache, wherein the partition identifier identifies a last partition accessing the cache entry. The partition identifier associated with the cache entry is compared with a previous... Agent: Ibm Corp (ya) C/o Yee & Associates Pc 20080133836 - Apparatus, system, and method for a defined multilevel cache: An apparatus, system, and method are disclosed for a defined multilevel cache. A cache definition module is configured to externally define a plurality of cache levels from a cache definition file. Each cache level comprises a level keyword, a storage quantity of a storage device, and at least one token.... Agent: Kunzler & Mckenzie 20080133838 - Data processing device: In a data processing device including a main memory for storing therein a plurality of instruction streams and a processor for executing an instruction stream transferred from the main memory, the processor includes: an instruction RAM for storing therein the instruction stream transferred from the main memory; a location address... Agent: Mcdermott Will & Emery LLP 20080133839 - Strategies for reading information from a mass storage medium using a cache memory: Cache management strategies are described for retrieving information from a storage medium, such as an optical disc, using a cache memory including multiple cache segments. A first group of cache segments can be devoted to handling the streaming transfer of a first type of information, and a second group of... Agent: Lee & Hayes Pllc 20080133840 - System and method of improved large page handling in a virtual memory system: A system and method of improved handling of large pages in a virtual memory system. A data memory management unit (DMMU) detects sequential access of a first sub-page and a second sub-page out of a set of sub-pages that comprise a same large page. Then, the DMMU receives a request... Agent: Dillon & Yudell LLP 20080133841 - Asynchronous symmetric multiprocessing: An apparatus for serializing concurrent requests to multiple processors includes a signal merging tree structure and a traversal mechanism. The tree structure has a root node and leaf nodes for connecting a data consumer to the root. The tree structure serializes concurrent requests in the presence of race conditions, and... Agent: Keusey, Tutunjian & Bitetto, P.c. Suite 128 20080133842 - Protected cache architecture and secure programming paradigm to protect applications: Embodiments of the present invention provide a secure programming paradigm, and a protected cache that enable a processor to handle secret/private information while preventing, at the hardware level, malicious applications from accessing this information by circumventing the other protection mechanisms. A protected cache may be used as a building block... Agent: Trop, Pruner & Hu, P.c. 20080133843 - Cache used both as cache and staging buffer: In one embodiment, a cache comprises a data memory comprising a plurality of data entries, each data entry having capacity to store a cache block of data, and a cache control unit coupled to the data memory. The cache control unit is configured to dynamically allocate a given data entry... Agent: Lawrence J. Merkel Meyertons, Hood, Kivlin, Kowert & Goetzel, P.c. 20080133844 - Method and apparatus for extending local caches in a multiprocessor system: Methods, computer program products, and systems for caching data in a multiprocessor system are provided. In one implementation, the method includes generating a memory access request for data, which data is required for a processor operation associated with the first processor. Responsive to the data not being cached within a... Agent: Sawyer Law Group LLP 20080133845 - Method and apparatus for filtering snoop requests in a point-to-point interconnect architecture: A method and apparatus for supporting cache coherency in a multiprocessor computing environment having multiple processing units, each processing unit having one or more local cache memories associated and operatively connected therewith. The method comprises providing a snoop filter device associated with each processing unit, each snoop filter device having... Agent: Scully, Scott, Murphy & Presser, P.c. 20080133846 - Time slicing in a shared partition: An operating system in a shared processor logical partitioned data processing system is given a target percentage. The hypervisor assigns the target processor percentage to the operating system. The operating system also has a predetermined time slice to allot to threads in a multitasking environment. The operating system adjusts the... Agent: Ibm Corp (ya) C/o Yee & Associates Pc 20080133850 - Computer device with function of selectively redeploying one of memory modules as hard disc: A computer device with a function of selectively redeploying one of memory modules as a hard disc is provided, including at least two memory modules, first and second channels of which are selectively deployed as system memory(s) and hard disc(s); a data-accessing control module, for selecting a part of the... Agent: Rabin & Berdo, Pc 20080133848 - Embedded memory and multi-media accelerator and method of operating same: A memory device incorporating a multi-media accelerator and an embedded memory, wherein the memory device operates as a standard stand-alone memory when the multi-media accelerator is not enabled. The memory device includes a memory interface that is compatible with multiple types of memory controllers, thereby enabling multiple types of external... Agent: Bever Hoffman & Harms, LLP Tri-valley Office 20080133849 - Memory device, method for operating a memory device, and apparatus for use with a memory device: A memory device, including a non-volatile memory device, a method for operating a memory device, and an apparatus for use with a memory device is disclosed. In one embodiment, the memory device includes at least one evaluation circuit for amplifying a signal resulting from the reading of a memory cell,... Agent: Dicke, Billig & Czaja 20080133853 - Memory hub and method for memory sequencing: A memory module includes a memory hub coupled to several memory devices. The memory hub includes at least one performance counter that tracks one or more system metrics—for example, page hit rate, prefetch hits, and/or cache hit rate. The performance counter communicates with a memory sequencer that adjusts its operation... Agent: Edward W. Bulchis, Esq. Dorsey & Whitney LLP 20080133851 - Storage system managing method and computer system: A management server includes the user management segment information having stored therein a volume managed by a user, a receiving unit for receiving a volume allocation request from a management computer, a sending unit for sending the volume allocation request to a storage system and an updating unit for updating... Agent: Townsend And Townsend And Crew, LLP 20080133852 - System and method for proxying data access commands in a storage system cluster: A system and method proxies data access commands acrossed a cluster interconnect between storage appliances and a cluster using a file-level protocol. Each storage appliance activates two ports per data access, a local port for data access requests directed to clients of the storage appliance and a proxy port for... Agent: Cesari And Mckenna, LLP 20080133847 - Void extent method for data integrity error handling: A method and system of reading data from a storage device. The storage device includes a plurality of physical storage extents. One or more of the storage extents is/are associated with a “void extent” indicator, a void extent being an extent that was the target of an unsuccessful write completion.... Agent: James M. Stover Intellectual Property Section 20080133855 - Memory and method for data compression and management: A memory and a method for managing data. The memory for compressing and managing data includes a memory unit, wherein the memory unit has a compressed page cache region which includes a plurality of compressed page caches for temporarily storing, compressing and decompressing data; and a compressed page block region... Agent: The Farrell Law Firm, P.c. 20080133854 - Storage system, management method, and management apparatus: In order to provide a storage system for enabling an administrator to manage information for each apparatus in a straightforward manner, the present invention comprises an acquiring section for acquiring a connection relationship of host apparatus, host management apparatus, storage apparatus, and storage management apparatus, a storage relationship for programs... Agent: Stanley P. Fisher Reed Smith LLP 20080133857 - Storage subsystem and storage system: The first storage subsystem, when new data is written in a first memory device beyond a certain timing, writes pre-updated data prior to update by said new data into a pre-updated data memory region and, in addition, updates snapshot management information that expresses a snapshot of a data group within... Agent: Mattingly, Stanger, Malur & Brundidge, P.c. 20080133856 - System, method and program for configuring a data mirror: System, method and program for data mirroring. In response to identification of a new storage volume on a primary storage subsystem being designated for use, a plurality of parameters for the new storage volume needed for data mirroring are automatically determined. Also, a corresponding storage volume in a second storage... Agent: Ibm Corporation 20080133859 - Advanced synchronization and contention resolution: A multiple computer environment is disclosed in which an application program executes simultaneously on a plurality of computers (M1, M2, . . . Mn) interconnected by a communications network (3) and in which the local memory of each computer is maintained substantially the same by updating in due course. A... Agent: Perkins Coie LLP 20080133858 - Secure bit: Prevention of buffer-overflow attacks on a computer system is presented. In another aspect of the present invention, a Secure Bit is associated with a memory location. A further aspect of the present invention involves modification of semantics to manage the Secure Bit. When the Secure Bit is marked, an interrupt... Agent: Harness, Dickey & Pierce, P.L.C 20080133860 - Memory card and initialization setting method thereof: Whether an initial command outputted from a host is ‘CMD1’ or ‘CMD55+CMD41’ is detected with an initial command detection portion 8, and the result of detection is set in an SD/MMC register 13. Reset process for hardware and that for firmware are carried out based on the result of detection... Agent: Miles & Stockbridge Pc 20080133861 - Silent memory reclamation: A method and system for reclaiming memory space occupied by replicated memory of a multiple computer system utilizing a replicated shared memory (RSM) system or a hybrid or partial RSM system is disclosed. The memory is reclaimed on those computers not using the memory even though one (or more) other... Agent: Perkins Coie LLP 20080133862 - Contention detection with modified message format: A multiple computer system is disclosed in which n computers (M1, M2 . . . Mn) each run a different portion of a single application program written to execute only on a single computer. The local memory of each computer is maintained substantially the same by updating all computers with... Agent: Perkins Coie LLP 20080133864 - Apparatus, system, and method for caching fully buffered memory: An apparatus, system, and method are disclosed for caching fully buffered memory (FBM) data. A circuit card is connected to an FBM socket that is configured to receive a FBM. An interface module communicates with a memory controller and at least one FBM via the FBM socket through a plurality... Agent: Kunzler & Associates 20080133867 - Facilitating non-contiguous allocation of a large object within a java heap: A method, system, and program for facilitating non-contiguous allocation of a chunked object within a Java heap without changing the manner in which a Java Virtual Manager allocates objects within the heap are provided. According to one embodiment, a chunking controller within a broker layer detects a large object, where... Agent: Ibm Corp (ap) C/o Amy Pattillo 20080133863 - Map shuffle-allocation map protection without extra i/o's using minimal extra disk space: A method and system for allocating storage space on a storage device to a requesting entity. The storage device includes a set of extents. An allocation map is maintained in computer memory. The allocation map has a plurality of map blocks, the map blocks each having a plurality of map... Agent: James M. Stover Intellectual Property Section 20080133866 - Memory overflow management: Methods, systems, and media to enhance memory overflow management by identifying a memory overflow condition associated with execution of a task and adjusting memory allocation for the task to attenuate the memory overflow condition are disclosed. In particular, embodiments reduce the impact of repetitious memory overflow conditions caused by a... Agent: Ibm Corporation (jss) C/o Schubert Osterrieder & Nickelson Pllc 20080133865 - Multiple instances of mapping configurations in a storage system or storage appliance: The present invention is directed to a method and software for managing the host-to-volume mappings of a SAN storage system. The host-to-volume mappings of the SAN storage system are represented in mapping configuration components. The active mapping configuration component represents the current host-to-volume mapping for the SAN storage system. Only... Agent: Lsi Corporation 20080133868 - Method and apparatus for segmented sequential storage: A method for sequential data storage. In an embodiment of such a method, a non-circular data structure is used for sequential data storage. The method includes dividing the non-circular data structure into a plurality of segments, where each segment includes a plurality of entries. The method further includes dynamically allocating... Agent: Brake Hughes Bellermann LLP 20080133870 - Hybrid replicated shared memory: A multiple computer system with hybrid replicated shared memory is disclosed. The local memory (10, 20, . . . 80) of each of the multiple computers M1, M2, . . . Mn is partitioned into a first part (11, 21, . . . 81) and a second part (12, 22,... Agent: Perkins Coie LLP 20080133871 - Hybrid replicated shared memory: A multiple computer system with hybrid replicated shared memory is disclosed. The local memory (10, 20, . . . 80) of each of the multiple computers M1, M2, . . . Mn is partitioned into a first part (11, 21, . . . 81) and a second part (12, 22,... Agent: Perkins Coie LLP 20080133869 - Redundant multiple computer architecture: A multiple computer system incorporating a redundant memory architecture is disclosed. Memory locations (0-99, A-C) stored on one machine (C1, M1) are stored on the hierarchically adjacent machines (C2, M2) and maintained updated. In the event of the failure of only one machine, the hierarchically adjacent machine has the memory... Agent: Perkins Coie LLP 20080133872 - Adaptive file readahead technique for multiple read streams: A storage system implements a storage operating system configured to concurrently perform speculative readahead for a plurality of different read streams. Unlike previous implementations, the operating system manages a separate set of readahead metadata for each of the plurality of read streams. Consequently, the operating system can “match” a received... Agent: Cesari And Mckenna, LLP 20080133873 - System and method of improved large page handling in a virtual memory system: A system and method of improved handling of large pages in a virtual memory system. A data memory management unit (DMMU) detects sequential access of a first sub-page and a second sub-page out of a set of sub-pages that comprise a same large page. Then, the DMMU receives a request... Agent: Dillon & Yudell LLP 20080133874 - Method, system and program product for simd-oriented management of register maps for map-based indirect register-file access: A facility is provided for managing register maps for map-based indirect register file access within a processor. The management facility includes a register mapping including a set of maps, each map of the set of maps having a plurality of map registers. A set of actual registers is indirectly accessed... Agent: Ibm Corporation Department 417 20080133875 - Operational efficiency of virtual tlbs: Various mechanisms are disclosed for improving the operational efficiency of a virtual translation look-aside buffer (TLB) in a virtual machine environment. For example, one mechanism fills in entries in a shadow page table (SPT) and additionally, speculatively fills in other entries in the SPT based on various heuristics. Another mechanism... Agent: Woodcock Washburn LLP (microsoft Corporation) 20080133876 - Embedded system and page relocation method therefor: Provided are an embedded system and a method for relocating memory pages therefor. The embedded system includes a processor, a data relocating circuit for receiving a logical address from the processor, mapping the received logical address to a physical address to locate a valid page in a predetermined bank, and... Agent: Ladas & Parry LLP 20080133877 - Method and apparatus for memory address generation using dynamic stream descriptors: Memory addresses for a data stream are generated by a stream parameter generator that calculates a set of stream parameters for each of a number of memory access patterns and a regional address generator that calculates a sequence of addresses of a memory access pattern from a corresponding set of... Agent: Motorola, Inc. 20080133878 - Method and system to locate a storage device: A system to locate a storage device. The system receives a request for a data item stored on a first and second storage device. The request includes a data identifier for the data item. Next, the system generates a start value and a step value based on the data identifier.... Agent: Schwegman, Lundberg, Woessner & Kluth, P.a. Previous industry: Electrical computers and digital data processing systems: input/outputNext industry: Electrical computers and digital processing systems: processing architectures and instruction processing (e.g., processors) ###### RSS FEED for 20091112: Integrate FreshPatents.com into your RSS reader/aggregator or website to track weekly updates. For more info, read this article. ###### Thank you for viewing Electrical computers and digital processing systems: memory patents on the FreshPatents.com website. These are patent applications which have been filed in the United States. There are a variety ways to browse Electrical computers and digital processing systems: memory patent applications on our website including browsing by date, agent, inventor, and industry. If you are interested in receiving occasional emails regarding Electrical computers and digital processing systems: memory patents we recommend signing up for free keyword monitoring by email. ### FreshPatents.com Support Results in 3.3939 seconds |
* Easy, fast online form * Protect your Inventions * US Patent Office filing Provisional Patent Utility Patent - - - - - - - - - - - - - - - - - - - - - - * Fast online form * Protect your Name/Design * US Government filing Trademark Services - - - - - - - - - - - - - - - - - - - - - - PATENT INFO |