FREE patent keyword monitoring and additional FREE benefits. /images/triangleright (1K) REGISTER now for FREE triangleleft (1K)
Fresh Patents freshpatentsnav7_icons (5K)
browse patent apps by agents browse patent apps by inventors browse patent apps by industry browse patents by location monitor patent applications
    




USPTO Class 711  |  Browse by Industry: Previous - Next | All     monitor keywords
05/2006 | Recent  |  08: Jun | May | Apr | Mar | Feb | Jan |  | 07: Dec  | Nov | Oct | Sep | Aug | Jul | Jun | May | Apr | Mar | Feb | Jan |  | 06: Dec | Nov | Oct | Sep | Aug | Jul | Jun | May | Apr | Mar | Feb | Jan | 

Electrical computers and digital processing systems: memory inventions 05/06

Recently published patent applications awaiting approval from the USPTO. Recent week's RSS XML file available below.
Listing format for abstract view: USPTO application #, Title, Abstract excerpt,Patent Agent. Listing format for list view: USPTO National Class full category number, title of the patent application.

   05/25/2006 > 45 patent applications in 27 patent subcategories.

20060112212 - Virtual machine computer system for running guest operating system on a central processing means virtualized by a host system using region id virtual memory option: The virtual machine system for running computer guest processes on a central processing means 8 virtualized by the virtual machine monitor (VMM) includes a host central processing unit 8 on which a host memory management unit 9 is implemented. The latter has a translation look-aside buffer 13 with a plurality...

20060112213 - Methods and apparatus for secure data processing and transmission: Methods and apparatus for placing a processing unit into one or more of a plurality of operational modes are disclosed wherein: the apparatus includes a local memory, a bus operable to carry information to and from the local memory, one or more arithmetic processing units operable to process data and...

20060112215 - Apparatus and method for processing data of flash memory: Provided are an apparatus and method for processing data of flash memory. The apparatus includes a user requesting unit to request a data operation using a predetermined logical address, a transformation unit to transform the logical address into a physical address, and a control unit to record count data counting...

20060112214 - Method for applying downgraded dram to an electronic device and the electronic device thereof: An electronic device applying downgraded DRAM comprises a processing unit, a downgraded DRAM and a non-volatile memory. The processing unit is used for executing operations of the electronic device. The downgraded DRAM is provided for the processing unit to store program code and data temporarily, and the downgraded DRAM includes...

20060112216 - Methods and structures for efficient storage of task file information in serial ata environments: Methods and structures for efficiently storing task file information for a significant number of SATA devices coupled to a SATA storage controller. A RAM memory within the SATA storage controller may store task file information for virtually any number of SATA devices coupled to a SAS communication domain. An arbiter...

20060112217 - Method and system for minimizing impact of refresh operations on volatile memory performance: A memory system is provided. The system includes a volatile memory, a refresh counter configured to monitor a number of advanced refreshes performed in the volatile memory, and a controller configured to check the refresh counter to determine whether a regularly scheduled refresh can be skipped in response to detecting...

20060112218 - Systems and methods for an improved computer long-term memory comparing device: An improved comparing device for comparing computer long-term memory devices such as hard drives and compact flash memory, to determine if they are exact copies. Our current invention is a stand-alone device. A user connects long-term memory devices he desires to compare to our device. Our device contains logic and...

20060112220 - Disk array apparatus, information processing apparatus, data management system, method for issuing command from target side to initiator side, and computer product: An information processing apparatus transmits, by polling, a status verifying message to a disk array apparatus to verify a status of the disk array apparatus. The disk array apparatus attaches, upon receiving the status verifying message, a request for a command of a process to be executed to a response...

20060112222 - Dynamically expandable and contractible fault-tolerant storage system permitting variously sized storage devices and method: A dynamically expandable and contractible fault-tolerant storage system permits variously sized storage devices. Data is stored redundantly across one or more storage devices if possible. The layout of data across the one or more storage devices is automatically reconfigured as storage devices are added or removed in order to provide...

20060112219 - Functional partitioning method for providing modular data storage systems: A modular data storage system with a control path and a data path. The storage system includes three modular components linked and adapted for independent removal and insertion within the modular data storage system. A service processor is positioned in the control path, a data services platform is positioned in...

20060112221 - Method and related apparatus for data migration utilizing disk arrays: Method and related apparatus for data migration of a disk array. While striping and migrating data of a source disk of the disk array, data stripes are grouped into different zones; after completely writing data stripes of a given zone to disks of the disk array, data stripes of next...

20060112223 - Method of grouping logical units, method of processing a received request, apparatus for grouping logical units, and apparatus for processing a received request: It is an object of the present invention to provide a method of grouping logical units, a method of processing a received request, an apparatus for grouping logical units, and an apparatus for processing a received request, which enable a request to plural LUNs to be processed in a batch....

20060112224 - Removable storage device and method of data recovery using the same: Provided are a portable storage device and a method of data recovery using the same, in which when the integrity of the recorded data is damaged, the integrity of the recorded data can be easily recovered. The portable storage device includes a memory unit that stores predetermined recovery information for...

20060112225 - Storage subsystem and storage subsystem control method: The present invention partitions a cache region of a storage subsystem for each user and prevents interference between user-dedicated regions. A plurality of CLPR can be established within the storage subsystem. A CLPR is a user-dedicated region that can be used by partitioning the cache region of a cache memory....

20060112226 - Heterogeneous processors sharing a common cache: A multi-core processor providing heterogeneous processor cores and a shared cache is presented....

20060112227 - Heterogeneous processors sharing a common cache: A multi-core processor providing heterogeneous processor cores and a shared cache is presented....

20060112228 - Cache line placement prediction for multiprocessor non-uniform cache architecture systems: In a multiprocessor non-uniform cache architecture system, multiple CPU cores shares one non-uniform cache that can be partitioned into multiple cache portions with varying access latencies. A placement prediction mechanism predicts whether a cache line should remain in a cache portion or migrate to another cache portion. The prediction mechanism...

20060112230 - Integrated memory device and memory module: The present invention relates to an integrated memory device including: memory cells arranged at wordlines and bitlines, wherein the memory cells are addressable in sets of 2n bit, wherein n is an integer, a pre-fetch read unit to pre-fetch an addressed set of 2n data bit in parallel from the...

20060112232 - Method and apparatus for managing a cache memory in a mass-storage system: Some embodiments of the present invention relate to a method and a circuit for managing the prefetching of data into a cache. According to some embodiments of the present invention a prefects controller may be adapted to trigger a prefetch operation for prefetching one or more data segments into the...

20060112229 - Queuing cache for vectors with elements in predictable order: A cache for storing data elements is disclosed. The cache includes a cache memory having one or more lines and one or more cache line counters, each associated with a line of the cache memory. In operation, a cache line counter of the one or more of cache line counters...

20060112231 - Synchronous dram with selectable internal prefetch size: A synchronous memory device and its method of operation which can be set to operate at a plurality of supported prefetch modes. The prefetch mode may be set by programming a portion of a mode register of the memory device or by setting one or more programmable elements. For read...

20060112234 - Caching bypass: In general, in one aspect, the disclosure describes a method that includes providing a memory access instruction of a processing element's instruction set including multiple parameters. The parameters include at least one address and a token specifying whether the instruction should cause data retrieved from memory in response to the...

20060112233 - Enabling and disabling cache bypass using predicted cache line usage: Arrangements and method for enabling and disabling cache bypass in a computer system with a cache hierarchy. Cache bypass status is identified with respect to at least one cache line. A cache line identified as cache bypass enabled is transferred to one or more higher level caches of the cache...

20060112235 - Matching memory transactions to cache line boundaries: In general, in one aspect, the disclosure describes a method that includes generating multiple cache line accesses to multiple respective cache lines of a cache as required to satisfy an access to data specified by a single instruction of a processing element specifying an access to data....

20060112236 - Method and apparatus for dma-generated memory write-back: A method for memory write-back provides a memory access controller and then generates a write-back pattern in the memory access controller. The write-back pattern is then written back into a memory starting at a predetermined address location and continuing for a predetermined length of the addressing space of the memory....

20060112237 - Software caching with bounded-error delayed update: In some embodiments, the invention involves a system and method relating to software caching with bounded-error delayed updates. Embodiments of the present invention describe a delayed-update software-controlled cache, which may be used to reduce memory access latencies and improve throughput for domain specific applications that are tolerant of errors caused...

20060112238 - Techniques for pushing data to a processor cache: A technique to write data to a processor cache without using intermediate memory storage. More particularly, embodiments of the invention relate to various techniques for writing data from a bus agent to a processor cache without having to first write the data to memory and then having the processor read...

20060112239 - Memory device for use in a memory module: A memory device for use in a memory module and method for operating the memory device are provided. In one embodiment, the memory device comprises a memory array, a memory access logic for controlling access to the memory array depending on a command data, a command interface for establishing a...

20060112240 - Priority scheme for executing commands in memories: A command execution priority scheme for memories is disclosed. The priority scheme is directed to systems and techniques for storing and retrieving data from memory. A command queue may be used to receive a plurality of commands, each of the commands requesting access to the memory. A command selector may...

20060112241 - System, method and apparatus of securing an operating system: Embodiments of the present invention provide a method, apparatus and system of securing an operating system. The apparatus, according to some demonstrative embodiments of the invention, may include a memory access controller to receive from a processor a program counter representing a requested address of a memory to be accessed...

20060112242 - Application transparent autonomic data replication improving access performance for a storage area network aware file system: Techniques are provided for distributing data. It is determined that a source storage device is becoming a bottleneck. One or more blocks to be moved from the source storage device to one or more other storage-devices are identified. The one or more other storage devices are selected. Copy services are...

20060112243 - Application transparent autonomic availability on a storage area network aware file system: Techniques are provided for locating data. Mapping information for blocks associated with a file is provided. It is determined that a copy service has copied source blocks to target blocks. It is determined whether the mapping information should be updated to refer to the target blocks. Then, updated mapping information...

20060112244 - Automatically managing the state of replicated data of a computing environment: The state of data of a communications environment is automatically managed. The automatic management is provided via a facility that automatically obtains the current state of the data and uses that information to place the data in an appropriate state for a selected event to be processed. The data is,...

20060112246 - Program-controlled unit: A program-controlled unit has a memory for storing data and a memory protection device for protecting the memory from read-access operations initiated by non-authorized personnel. The program-controlled unit can be configured in such a way that it automatically activates the read protection if required and that the read protection can...

20060112245 - Storage system transfering volume information: To set access limitation, which limits access to a remote volume, to each host computer separately without registering in advance information on which volume is accessible to which host computer. In the storage system, the storage system is coupled to other storage systems in multiple stages, the uppermost stage storage...

20060112247 - System and method for real-time balancing of user workload across multiple storage systems with shared back end storage: A system and method for real-time load balancing of user workload across a plurality of physical storage systems with shared back-end storage is provided. A load balancing process tracks usage metrics and determines a source and destination physical storage system and a virtual storage system (vfiler) to be migrated....

20060112248 - Virtual ordered writes: Ordering data writes include a host computer providing a plurality of data writes to a primary storage device, the primary storage device assigning a first sequence number to data writes begun after a first time and before a second time, the primary storage device assigning a second sequence number, different...

20060112249 - Apparatus and method to set the signaling rate of a switch domain disposed within an information storage and retrieval system: A method is disclosed to set the signaling rate of a switch domain disposed in an information storage and retrieval system. The method establishes a switch domain target operating speed, and determines if that switch domain target operating speed comprises a first signaling rate. If the switch domain target operating...

20060112250 - Dynamic control of memory access speed: A memory system is disclosed in which the access speed may be adjusted. The memory system may include memory and a memory controller. The memory controller may be configured to generate a plurality of control signals to access the memory, and adjust the timing between the control signals to change...

20060112253 - Data storage system: In a file system in which data is distributively stored on a plurality of volumes in compliance with file storage requests from business applications, the present invention calculates reliability requirements or performance requirements which represent storage requirements for the storage of individual files requested for storage, selects an actual file...

20060112252 - Device-managed host buffer: A method and apparatus is provided to virtually increase the size of the memory cache of a peripheral device without additional cost. A portion of the memory space of a host computer is used as additional cache memory for the peripheral device. The peripheral device and the host computer may...

20060112251 - Host-based virtualization optimizations in storage environments employing off-host storage virtualization: A system for host-based virtualization optimizations in storage environments employing off-host virtualization may include a host, one or more physical storage devices, and an off-host virtualizer such as a virtualizing switch. The off-host virtualizer may be configured to aggregate storage within the one or more physical storage devices into a...

20060112254 - Satisfying memory allocation requests from memory pool or lookaside lists based on memory size requested to be allocated: Memory allocation requests are satisfied from a memory pool or from lookaside lists, based on the memory size requested to be allocated. A method, for each of a number of future differently sized memory allocations, determines which memory allocations are to be satisfied from a lookaside list, and which memory...

20060112255 - Method and apparatus for determining a dynamic random access memory page management implementation: A system and method for a processor to determine a memory page management implementation used by a memory controller without necessarily having direct access to the circuits or registers of the memory controller is disclosed. In one embodiment, a matrix of counters correspond to potential page management implementations and numbers...

20060112256 - Method and apparatus for address mapping: A method and apparatus for address mapping are provided, wherein the method sets a first address region that is accessible by a processor when a system is booted and a second address region that is expanded by a virtual address, respectively. The first and second address regions are then mapped...

  
05/18/2006 > 58 patent applications in 38 patent subcategories.

20060106969 - Memory controller and method for writing to a memory: The invention provides a controller for a memory having at least one memory cell, that involves a higher cost for writing than for reading. The memory cell is allocated to a first address information and adapted to store memory data. The memory controller of the invention comprises a register. A...

20060106970 - Employment method of virtual tape volume: Conventionally, it has been impossible to use a virtual tape volume having the same volume serial number and different media. A computer implemented virtual tape system enables making definition of a virtual tape volume of another medium with the same volume serial number and definition of a virtual tape magazine...

20060106971 - Management of metadata in a storage subsystem: Methods, systems, computer program products and methods for deploying computing infrastructure for managing metadata in a storage subsystem are provided. A call is received from a client to update a portion of a metadata track. Data is also received from the client identifying at least one field of the metadata...

20060106972 - Cyclic flash memory wear leveling: A re-programmable non-volatile memory system, such as a flash EEPROM system, having its memory cells grouped into blocks of cells that are simultaneously erasable is operated in a manner to level out the wear of the individual blocks through repetitive erasing and re-programming. This may be accomplished without use of...

20060106973 - Nonvolatile memory card: The present invention provides a nonvolatile memory card in which a program is added, modified, changed, or the like by selecting arbitrary firmware on a flash memory from a plurality of pieces of firmware on flash memories. In a memory card, in addition to a program stored in a built-in...

20060106974 - Dynamic random access memory controller and video system: A dynamic random access memory controller is suitable in controlling a first dynamic random access memory and a second dynamic random access memory, which two memory capacities are not the same. The judging circuit of the dynamic random access memory controller receives and judges whether or not a system addressing...

20060106975 - Structure of sequencers that perform initial and periodic calibrations in an xdrtm memory system: A structure of sequencers, a method, and a computer program are provided for performing initial and periodic calibrations in an XDR™ memory system. A memory controller that performs these calibrations is divided into identical, independent halves, with each half containing a Current/Impedance Calibration (i/z Cal) sequencer and six Bank sequencers....

20060106976 - Method and system for flexible and efficient protocol table implementation: A method for accessing a protocol table includes providing a content addressable protocol table comprising a plurality of entries, wherein each entry includes a key field and an output field, constructing a key value from a protocol input, associatively searching the table for an entry whose key field matches the...

20060106977 - Performing lookup operations on associative memory entries: Methods and apparatus are disclosed for performing lookup operations using associative memories, including, but not limited to modifying search keys within an associative memory based on modification mappings, forcing a no-hit condition in response to a highest-priority matching entry including a force no-hit indication, selecting among various sets or banks...

20060106978 - System and method for managing data from a flow analyzer: A system and method for processing sample data employing hardware, such as a Field Programmable Gate Array (FPGA), to process the sample data in small pipelined steps. The processing includes a circular buffer where the read and write of data is synchronous, preventing buffer overrun or data loss. This pipeline...

20060106979 - Information processing system, storage unit, and storage control program recorded computer-readable recording medium: According to the present invention, for reliably carrying out a request for access to processing data which is an object of processing in a data processing apparatus even if the processing data is not retained in a storage unit, the storage unit includes a first timer for detecting the fact...

20060106980 - Media drive and command execution method thereof: Embodiments of the present invention provide a media drive capable of improving command processing performance by, when a plurality of commands is queued, shortening seek time and rotational latency, and also effectively making use of the shortened period of time. In one embodiment, a HDD includes a queue capable of...

20060106982 - Certified memory-to-memory data transfer between active-active raid controllers: A system for performing an efficient mirrored posted-write operation having first and second RAID controllers in communication via a PCI-Express link is disclosed. The first bus bridge transmits a PCI-Express memory write request TLP to the second bus bridge. The TLP header includes an indication of whether the first CPU...

20060106981 - Method and apparatus for a self-raid hard disk drive: This invention increases reliability of hard disk drive data, continuously mirroring at least two disk surfaces in the hard disk drive. The invention includes hard disk drives implementing this method. In a hard disk drive including more than two disk surfaces, mirroring more than two disk surfaces may be preferred....

20060106983 - Personal information exchange: A method of updating a memory of a device with data stored in a memory of a tag, the tag associated with a business or calling card, the method comprising writing data read from the tag memory to the device memory, and writing data to the tag memory....

20060106984 - Methods and apparatus for efficient memory usage: In a first aspect, a first method is provided for efficient memory usage. The first method includes the steps of (1) determining whether data retrieved from a first storage device is characterized as data that is primarily read; and (2) if data retrieved from the first storage device is characterized...

20060106987 - Load address dependency mechanism system and method in a high frequency, low power processor system: The present invention provides for a method for a load address dependency mechanism in a high frequency, low power processor. A load instruction corresponding to a memory address is received. At least one unexecuted preceding instruction corresponding to the memory address is identified. The load instruction is stored in a...

20060106985 - Method and systems for executing load instructions that achieve sequential load consistency: A method is disclosed for executing a load instruction. Address information of the load instruction is used to generate an address of needed data, and the address is used to search a cache memory for the needed data. If the needed data is found in the cache memory, a cache...

20060106986 - System and method for managing data: A system and method for managing data includes executing a set of instructions which are used for operating on compressed data and another set of instructions (e.g., different instructions) which are used for operating on uncompressed data....

20060106988 - Method and system for exchanging data: The invention concerns a method (300) and system (100) for exchanging data in a multi-core architecture having at least one shared memory (114). The method can include the steps of requesting (312) data in a first format from a predetermined range of addresses in the shared memory in which the...

20060106989 - Systems and methods for monitoring and controlling binary state devices using a memory device: A static random access memory (SRAM) includes an input read register (IRR) for monitoring the state of external binary devices and an output drive register (ODR) for controlling the state of external binary devices. The SRAM can be a multi-port device for access by multiple processors or controllers. Each bit...

20060106990 - Apparatus, system, and method for flushing cache data: An apparatus, system, and method are disclosed for flushing cache data in a cache system. The apparatus includes a zero module and a flush module. The zero module executes an internal processor instruction to zero out a zero memory segment of a nonvolatile memory and a processor cache in response...

20060106991 - Victim prefetching in a cache hierarchy: We present a “directory extension” (hereinafter “DX”) to aid in prefetching between proximate levels in a cache hierarchy. The DX may maintain (1) a list of pages which contains recently ejected lines from a given level in the cache hierarchy, and (2) for each page in this list, the identity...

20060106992 - Distributed shared i/o cache subsystem: A method and system for a decentralized distributed storage data system. A plurality of central processors each having a cache may be directly coupled to a shared set of data storage units. A high speed network may be used to communicate at a physical level between the central processors. A...

20060106993 - Mechanism for handling explicit writeback in a cache coherent multi-node architecture: A method and apparatus for a mechanism for handling explicit writeback in a cache coherent multi-node architecture is described. In one embodiment, the invention is a method. The method includes receiving a read request relating to a first line of data in a coherent memory system. The method further includes...

20060106994 - Mechanism that provides efficient multi-word load atomicity: Disclosed is an apparatus, method, and program product that provides atomic, multi-word load support without incurring additional memory utilization. A double-word is atomically loaded without the use of one or more additional fields and without a lock. An invalidity marker is used in connection with a cache miss time to...

20060106995 - Methods to maintain triangle ordering of coherence messages: We present a triangle ordering mechanism that maintains triangle ordering of coherence messages in SMP systems. If cache A sends a multicast message to caches B and C, and if cache B sends a message to cache C after receiving and processing the multicast message from cache A, the triangle...

20060106997 - Bridge permitting access by multiple hosts to a single ported storage drive: A bridge comprises an interface to a plurality of hosts, an interface to a single-ported storage drive and arbitration logic. The arbitration logic controls and permits concurrent access by the hosts to the single-ported storage drive so that the bridge need not store read or write data being received from...

20060106996 - Updating data shared among systems: Provided are a method, system and program for updating data shared among systems. A first and second systems maintain a first and second copies, respectively, of shared data stored in a storage device. The first system obtains a first lock to the shared data, wherein the first lock applies to...

20060106998 - Managing volumes in volume groups: Provided are a method, system, and program for managing volumes in volume groups configured in a storage system. A first set of volumes is assigned to a first volume group and a first host is assigned to the first volume group. A second set of volumes is assigned to a...

20060106999 - Managing sans with scalable hosts: A method, system, and computer program product for providing enhanced management features for a SAN with scalable hosts. Partitioned hosts (or ‘scalable’ hosts) are managed by extending SAN manager host-centric logical views to show (1) the host partition hierarchy and (2) the storage resource ownership for a SAN-attached scalable host....

20060107000 - Peer-based partitioning method for system resource sharing: A method and system for partitioning a computer system into multiple virtual machines is disclosed. The system may include multiple logical partitions, each with their own set of physical resources controlled by a partition processor. The system may also include an external processor that maintains a map of what resources...

20060107001 - Arbitration scheme for memory command selectors: An arbitration structure, a method, and a computer program are provided for an arbitration scheme that can handle a plurality of memory commands in an operating system. Typically, in a memory system there are three types of memory commands: periodic, read, and write. An arbitration scheme determines the order of...

20060107002 - Method, system, and program for an adaptor to read and write to system memory: Provided are a method, system, and program for an adaptor to read and write to system memory. A plurality of blocks of data to write to storage are received at an adaptor. The blocks of data are added to a buffer in the adaptor. A determination is made of pages...

20060107003 - Separate handling of read and write of read-modify-write: A method, an apparatus, and a computer program are provided for the separate handling of read and write operations of Read-Modify-Write Commands in an XDR™ memory system. This invention allows the system to issue other commands between the reads and writes of a RMW. This insures that the dataflow time...

20060107005 - Apparatus, system, and method for time sensitive copy: An apparatus, system, and method are disclosed for copying data from a volatile memory device to a plurality of persistent storage devices in response to a loss of primary power. The apparatus includes a section module, a stripe module, and a write module. The section module sections a data image...

20060107007 - Data processing system: A data processing system has a plurality of storage systems. In this system, data replication is performed at high speed and efficiency while maintaining data integrity. In addition, when failure has occurred in a configuration element, the time necessary to resume the data replication is reduced. In accordance with an...

20060107006 - Persistent snapshot management system: A persistent snapshot is taken and maintained in accordance with a novel method and system for extended periods of time using only a portion of a computer readable medium of which the snapshot is taken. Multiple snapshots can be taken in succession at periodic intervals and maintained practically indefinitely. The...

20060107004 - Recovery from failure in data storage systems: Provided are a method, system, and article of manufacture, wherein a command is received at a first computational device coupled to a first adapter that is capable of allowing access to a data storage to the first computational device. The first computational device sends the command to a second computational...

20060107008 - Apparatus and method for augmenting information security through the use of location data: An apparatus for controlling data access includes a monitor to track the physical location of data. A data access module enables access to the data when the physical location satisfies location criteria. A data blocking module disables access to the data when the physical location fails to satisfy location criteria....

20060107009 - Storage managing system, storage managing apparatus, and storage managing method: A storage managing system and method, the system and method including matching a boundary of a cluster, which is a minimum data unit of a data region of a storage medium having a write protect function, with a boundary of at least one or more consecutive blocks each having a...

20060107010 - Storage system and data migration method of storage system: The present invention suppresses the generation of redundant I/O and improves the response to the host during data migration. When migrating data from the migration source volume to the migration destination volume, the access destination of the host is switched to the second storage device. When data requested by the...

20060107011 - Method and apparatus for self-adjusting input delay in ddr-based memory systems: A method and apparatus are provided for interfacing with a synchronous dynamic memory in which memory commands are provided to the memory. The memory is accessed in response to the memory commands. Read data is captured in a data capture circuit having a delay setting. The delay setting is updated...

20060107013 - Configuring volumes in a storage system: Provided are a method, system, and program for configuring volumes in a storage system. Information is provided on a plurality of storage device groups, wherein each storage group includes storage devices having common storage device attributes. Selection is received of at least one storage device group and an array type....

20060107014 - Managing reclamation for removable data devices: A removable data device may include memory which needs to be reclaimed. Rather than reclaiming the memory which is no longer allocated at one given time when the memory is substantially no longer available for use, writes to file allocation table may be snooped and when memory units are no...

20060107017 - Method for allocating storage area to virtual volume: In a system where a storage device is coupled to a computer, a storage area in the storage device is efficiently allocated to the computer. The system comprises a virtualization apparatus to be coupled to the computer and a plurality of storage devices to be coupled to the virtualization apparatus....

20060107015 - Resource allocation unit queue: Provided is a method, system, deployment and program for resource allocation unit queuing in which an allocation unit associated with a task is classified. An allocation unit freed as the task ends is queued for use by another task in a queue at a selected location within the queue in...

20060107016 - Storage device and storage device data life cycle control method: The present invention improves the performance of a storage device by utilizing the special features of different types of volumes. The control part of the storage device constructs a virtual volume in the memory. The virtual volume is constructed by a low-speed volume and a high-speed volume, and has the...

20060107012 - Synchronizing logical systems: A storage control unit detects a change in a configuration of a plurality of logical subsystems included in the storage control unit. The storage control unit sends a notification, wherein the notification indicates the change in the configuration of the plurality of logical subsystems. The storage control unit receives data...

20060107018 - System and method for managing an electronic storage volume: A system and method for managing an electronic storage volume is described. The method includes assigning a threshold to a constrained storage space to define a first state in which an amount of data stored in the constrained storage space exceeds the threshold and a second state in which the...

20060107019 - Flexible sub-column to sub-row mapping for sub-page activation in xdrtm drams: A method, a computer program, and an apparatus are provided for flexible SC to SR mapping to enable sub-page activation in an XDR™ memory system. An XDR™ memory system may allow system page size to reduced by a factor of two (half-page activation) or four (quarter-page activation). In an XDR™...

20060107020 - Sharing data in a user virtual address range with a kernel virtual address range: Provided are a method, system, and program for sharing data in a user virtual address range with a kernel virtual address range. A user address in a user address space and length defining a user address range referencing physical locations in a memory are received. A determination is made of...

20060107021 - Systems and methods for executing load instructions that avoid order violations: Methods for executing load instructions are disclosed. In one method, a load instruction and corresponding thread information are received. Address information of the load instruction is used to generate an address of the needed data, and the address is used to search a cache memory for the needed data. If...

20060107022 - Methods and structure for bypassing memory management mapping and translation features: Methods and associated structures for bypassing virtual memory and memory mapping management features provided in a memory controller applied to simpler computing applications. In one aspect hereof, simpler, embedded computing applications may utilize standard memory controllers including cash management and memory component interfacing features but may bypass virtual memory management...

20060107023 - Sparse table compaction method: A method and system of sparse table compaction is disclosed. A repeating data pattern may be detected in a large data structure, identifying the large data structure as a sparse table. The large data structure is stored in a virtual memory as a series of virtual data pages. Multiple repeating...

20060107025 - Mechanism and method for determining stack distance including spatial locality of running software: A method for determining a stack distance including spatial locality for running software. The method may include receiving a plurality of memory references each including a corresponding address. The method may also include performing a merge function on each address corresponding to each received memory reference to generate a modified...

20060107024 - Mechanism and method for determining stack distance of running software: A method and apparatus for determining a stack distance histogram for running software. The method may include receiving a plurality of memory references each including a corresponding address. The method may also include performing a first hash function and a second hash function on each received address. In addition, the...

20060107026 - Memory access using multiple sets of address/data lines: Methods and apparatus for accessing multiple memory arrays within a memory device using multiple sets of address/data lines are provided. The memory arrays may be accessed independently, using separate addresses, in one mode of operation, and accessed using a common single address in another mode of operation....

  
05/11/2006 > 42 patent applications in 25 patent subcategories.

20060101188 - Record carrier with protective linking areas: The invention relates to a record carrier intended to store data. According to the invention, data are intended to be stored in accordance with a standard for creating physical data clusters separated by protective linking areas, said protective linking areas being of different size from linking areas of a writable...

20060101189 - System and method for hot cloning in a distributed network: A system and method for hot cloning in a distributed network is disclosed. In one embodiment, a method for cloning a virtual machine from a source system to a target system includes freezing writes to a storage file having storage blocks such that subsequent writes create new storage blocks for...

20060101190 - Apparatus, system, and method for deliberately preventing unauthorized access to data stored in a non-volatile memory device: An apparatus, system, and method for deliberately preventing unauthorized access to data stored in a non-volatile memory device are disclosed. In one embodiment, an apparatus is configured to destroy the data stored on the memory device. The apparatus may comprise a printed circuit board (PCB), a non-volatile memory circuit electrically...

20060101191 - Optical recording disc and method for recording data on an optical recording disc: The invention relates to an optical recording disc (20) comprising a read only area (21) and a recordable area (22) that is characterized in that the read only area (21) comprises means (24) for recording data on the recordable area (22)....

20060101193 - States encoding in multi-bit flash cells for optimizing error rate: To store N bits of M≧2 logical pages, the bits are interleaved and the interleaved bits are programmed to ┐N/M└ memory cells, M bits per cell. Preferably, the interleaving puts the same number of bits from each logical page into each bit-page of the ┐N/M└ cells. When the bits are...

20060101194 - System and method for executing binary images: A system that determines where a particular XIP component is stored on a medium and loads the component into RAM for execution, providing the ability to demand page specific components at will from storage media, frees up working RAM on memory constrained devices. A Binary File System uses a generic...

20060101192 - Systems and methods of nonvolatile memory management: Systems and methods for implementing nonvolatile memory management are disclosed. In an exemplary embodiment a system may include a nonvolatile memory and a memory manager operatively associated with the nonvolatile memory. A plurality of management functions provided by the memory manager for accessing device data stored in the nonvolatile memory....

20060101195 - Layered memory architecture for deterministic finite automaton based string matching useful in network intrusion detection and prevention systems and apparatuses: The present invention provides a method and apparatus for searching multiple strings within a packet data using deterministic finite automata. The apparatus includes means for updating memory tables stored in a layered memory architecture comprising a BRAM, an SRAM and a DRAM; a mechanism to strategically store the relevant data...

20060101196 - Content addressed storage device configured to maintain content address mapping: A content addressed storage device configured to maintain content address mapping is disclosed. A data object to be stored on the content addressed storage device and a local data object identifier by which the data object is known to the sending source are received from a sending source. A content...

20060101197 - Archival management system: An archival cartridge management system for conditioning removable data cartridges and normal archival operations is disclosed. The archival cartridge management system includes a cartridge holder and a controller. The cartridge holder has a connector configured for coupling to a removable data cartridge. The connector is coupled to the controller, which...

20060101199 - Method and system for controlling a hard disk drive using a multimediacard physical interface: A method and system for data transfer between a sector-oriented mass storage medium and a host device capable of interfacing with a byte-oriented storage medium using an HS-MMC physical interface in the host device. Existing MMC commands such as FAST_IO command can be used to pass the control data to...

20060101198 - Method of varying recording density of data storage medium and disk drive using the method: A method of and apparatus for varying a recording density of a data storage system. The method includes setting a range of a region whose recording density is to be changed, judging whether a region in which data read and write commands are to be executed is within the set...

20060101200 - Library system, virtual library apparatus, cache restoring method, and computer readable recording medium recorded thereon a cache restoring program: In a library system in which a virtual library apparatus is interposed between a library apparatus and a data processing apparatus, a collecting means collects access states to a logical volume from the data processing apparatus, a database retains the access states, and a restoring means determines a restoration priority...

20060101205 - Apparatus and method for providing very large virtual storage volumes using redundant arrays of disks: A very large virtual volume (e.g., in excess of 500 GB) is formed by distributing the disks in eleven, six-disk RAID-5 sets across the six busses of a primary local back-end controller. A spare disk is provided on each of the six busses. Each RAID-5 set is protected from the...

20060101201 - Apparatus and method to provide failover protection in an information storage and retrieval system: A method is disclosed for failover protection in an information storage and retrieval system comprising two clusters, two device adapters, and a plurality of data storage devices. The method provides a first device driver for a first device adapter and a second device driver for a second device adapter, and...

20060101202 - Disk array system: Provided is a disk array system which is connected to a computer and which data is transmitted by the computer, including: a plurality of disk drives for storing user data transmitted by the computer; a cache memory for temporarily storing data sent/received among the computer and the plurality of disk...

20060101204 - Storage virtualization: A storage virtualization system that follows a four-layer hierarchy model, which facilitates the ability to create storage policies to automate complex storage management issues, is provided. The four-layers are a disk pool, Redundant Arrays of Independent Disks (RAID arrays), storage pools and a virtual pool of Virtual Disks (Vdisks). The...

20060101203 - Storage virtualization apparatus: The storage virtualization apparatus is capable of identifying a host computer or computers within an extent of influence and restraining of the extent when a physical storage enclosure has a breakdown or stops. The storage virtualization apparatus of the present invention comprises: first connection means for connecting to a host...

20060101206 - Adaptive cache compression system: Data in a cache is selectively compressed based on predictions as to whether the benefit of compression in reducing cache misses exceeds the cost of decompressing the compressed data. The prediction is based on an assessment of actual costs and benefits for previous instruction cycles of the same program providing...

20060101207 - Multiport cache memory and access control system of multiport cache memory: The multiport cache memory in which cache block data registered in an address array and a data array as components of the cache memory is indexed by a plurality of access addresses to simultaneously execute processing of reading target data corresponding to each of the plurality of access addresses, with...

20060101208 - Method and apparatus for handling non-temporal memory accesses in a cache: A method and apparatus for supporting temporal data and non-temporal data memory accesses in a cache is disclosed. In one embodiment, a specially selected way in a set is generally used for non-temporal data memory accesses. A non-temporal flag may be associated with this selected way. In one embodiment, cache...

20060101209 - Prefetch miss indicator for cache coherence directory misses on external caches: A system, method and article of manufacture for reducing latencies associated with cache coherence directory misses on external caches in a shared distributed memory data processing system. A cache coherence directory is evaluated for possible prefetching of a directory entry into a directory cache. A prefetch miss indicator is set...

20060101211 - Apparatus, system, and method for generating a name for a system of devices: An apparatus, system, and method are disclosed for generating a name for a system of devices. An identifier identifies each component in the system. Once each component is identified, information such as the World Wide Name (WWN) of each component is stored in a database. Additional information such as the...

20060101210 - Register-based memory command architecture: A device and method for interfacing a processor to a non-volatile memory that may use a command based architecture to receive data from the processor and a long latency architecture that includes a microcode engine within the memory to control simple read, erase and program operations and further capable of...

20060101217 - Computer system, management method and storage network system: A storage network system that can be kept running despite a failure in a host computer is provided. A computer system includes: first, second and third storage systems which store data and are connected to one another; a primary host computer connected to the first storage system; a secondary host...

20060101216 - Disk array apparatus, method of data recovery, and computer product: A primary disk and a secondary disk that duplicates the data in the primary disk are connected to a host computer via a disk-array control unit. The disk-array control unit includes a plurality of central management units. Each central management unit includes a cache memory for writing data accessed, and...

20060101212 - Incrementally sychronizing occasionally-connected mobile databases, preserving horizontal filter scope consistency by using client pre-image: A method and system for synchronizing data on a first device with data at a second device, includes: determining a pre-image of the data on the first device according to a filter after a previous synchronization with the data at the second device; determining a current image of the data...

20060101214 - Method for managing a storage system: To suppress consumption of a differential volume by using a differential snapshot and a volume snapshot in combination. A program for managing a storage system including an application server that provides an application composed of a plurality of programs, a plurality of first volumes that store data that the programs...

20060101213 - Remote copy system and control method thereof: This invention provides a control method of a remote copy system for establishing a disaster recovery system for transmitting data in database by a copy function between storage devices possessed by the storage device so as to minimize a public line necessary for the data transmission. In a remote copy...

20060101215 - Storage control apparatus and external storage apparatus: A storage control apparatus includes a plurality of temporary storage units that are managed in a redundant manner by data mirroring, and temporarily store data input from an outside source; a temporary-storage control unit that controls input and output of the data to the temporary storage units; and a mirroring...

20060101218 - Memory controller-adaptive 1t/2t timing control: Circuits, methods, and apparatus that adaptively control 1T and 2T timing for a memory controller interface. An embodiment of the present invention provides a first memory interface as well as an additional memory interface, each having a number of address and control lines. The address and control lines of the...

20060101220 - Apparatus and method to validate the configuration of an information storage and retrieval system: A method is disclosed to validate the configuration of an information storage and retrieval system. The method provides a source information storage and retrieval system, a target information storage and retrieval system, and a master controller capable of communicating with the source information storage and retrieval system and with the...

20060101222 - Memory control device and method for controlling the same: The present invention provides a storage control device which enables the time between failures to prolong as much as possible, though it uses HDD's whose mean time between failures is relatively short. The storage control device controls spindle motors in a manner that a spindle motor is rotated regarding the...

20060101219 - Recording method and recording apparatus: A recording method is provided for recording data into an information recording medium, in which the number of data rewrites into the same area is limited. The recording method comprises the steps of (a) performing a search for unallocated areas in an information recording area and retaining, in a memory,...

20060101221 - Storage system and storage system construction control method: In the present invention, memory resources are effectively utilized by virtualizing external memory resources as internal memory resources, and erroneous operations that destroy the cooperative relationship of these memory resource and the like are prevented in advance. An external storage 2 is connected to a main storage 1, and real...

20060101224 - Autonomic self-tuning of database management system in dynamic logical partitioning environment: Database partition monitoring and dynamic logical partition reconfiguration in support of an autonomic self-tunable database management system are provided by an automated monitor that monitors one or more resource parameters in a logical partition running a database application in a logically partitioned data processing host. The monitor initiates dynamic logical...

20060101223 - Compressed memory architecture for embedded systems: An embedded systems architecture is disclosed which can flexibly handle compression of both instruction code and data....

20060101225 - Method and system for a multi-stream tunneled marker-based protocol data unit aligned protocol: Aspects of a system for transporting information via a communications system may include a processor that enables establishing, from a local remote direct memory access (RDMA) enabled network interface card (RNIC), one or more communication channels, based on the transmission control protocol (TCP), between the local RNIC and at least...

20060101226 - Method, system, and program for transferring data directed to virtual memory addresses to a device memory: Provided are a method, system, and program for transferring data directed to virtual memory addresses to a device memory. Indicator bits are set for ranges of device memory addresses in a device accessible over an Input/Output (I/O) bus indicating whether gathering is enabled for the device memory address ranges. Transfer...

20060101227 - Method and apparatus for sharing tlb entries: A sharing mechanism is herein disclosed for multiple logical processors using a translation lookaside buffer (TLB) to translate virtual addresses, for example into physical addresses. The mechanism supports sharing of TLB entries among logical processors, which may access address spaces in common. The mechanism further supports private TLB entries among...

20060101228 - System, method, and apparatus for realizing quicker access of an element in a data structure: This disclosure generally relates to a processor configured to access of an element in a data structure. The processor includes an element in a data structure having an array, and at least one index, a base address. A fractional shifter is also included and is configured to shift the index...

20060101229 - Vectorized table lookup: A lookup operation is carried out on a data table by logically dividing the data table into a number of smaller sets of data that can be indexed with a single byte of data. Each set of data consists of two vectors, which constitute the operands for a permute instruction....

  
05/04/2006 > 64 patent applications in 33 patent subcategories.

20060095648 - Method and apparatus for partitioning a memory: A method and an apparatus for partitioning a memory of an electronic apparatus are provided. The memory is initially partitioned into a first zone and a second zone by an old boundary address, wherein the first zone stores data that users can input and the second zone stores a first...

20060095647 - Self-labeling digital storage unit: Portable storage units are equipped with human readable electronic displays that contain information pertaining to the content and state of the storage units. The information displayed changes as the contents of the storage unit change. Such electronic labels can contain a variety of useful information. Some information would be static,...

20060095646 - System, method and storage medium for a memory subsystem command interface: A system for implementing a memory subsystem command interface, the system including a cascaded interconnect system including one or more memory modules, a memory controller and a memory bus. The memory controller generates a data frame that includes a plurality of commands. The memory controller and the memory module are...

20060095649 - Abstracted signature tags for memory management: A flash configuration space is disclosed for storing configuration data regions. Each configuration data region includes configuration data and a signature tag that identifies the configuration data with various levels of specificity. During a configuration data update, a header in each configuration data region is scanned to see if a...

20060095651 - Firmware rewrite system for disk apparatus: From an optical disk holding plural pieces of firmware corresponding to the hardware specifications of plural disk apparatuses and plural rewrite programs for rewriting the respective pieces of firmware, firmware which corresponds to the hardware specification of a disk apparatus and an associated rewrite program are selected and read, thus...

20060095650 - Flash memory device with a low pin count (lpc) communication interface: The Flash memory device with a Low Pin Count (LPC) communication interface includes a memorization block or Flash core including a matrix of non volatile memory cells, with associated circuit portions for reading, modifying and erasing the data contained in the memory. An interface block associated with the LPC communication...

20060095652 - Memory device and method for receiving instruction data: Memory device and method for receiving instruction data. One embodiment provides a memory device including a memory array, an instruction unit for receiving an instruction data and for performing a memory related operation depending on the instruction data, address and command inputs for receiving a set of instruction signals, a...

20060095654 - Fast collision detection for a hashed content addressable memory (cam) using a random access memory: A hardware hashing circuit is configured to perform a hashing function on a received character string, thereby creating a hashed output value and a collision resolution value. A content addressable memory (CAM) receives the hashed output value, and in response, provides an index value and activates a hit signal if...

20060095653 - Network of networks of associative memory networks for knowledge management: Associative memory systems, methods and/or computer program products include a network of networks of associative memory networks. A network of entity associative memory networks is provided, a respective entity associative memory of which includes associations among a respective observer entity and observed entities that are observed by the respective observer...

20060095655 - Synchronous interface and method of operation: In one embodiment, an interface facilitates communication of data between a source block and a sink block. The interface comprises a first register element that receives data from the source block via an input line, wherein the first register element changes value when a clock enable signal is applied to...

20060095657 - Erasure techniques for emulating streamed data format for non tape media: Disclosed is a method and apparatus relating generally to erasure techniques for emulating a streamed data format for non tape media capable of being used with a data storage arrangement to generate replenished user data space. The data storage arrangement comprises a host computer and a storage system in communication...

20060095656 - System and device for managing storage area network, volume allocation method, and computer software: The storage area network management system comprises plural information processing devices 21, plural storage devices 41, a network with plural network equipments 31 to which is configured a network bandwidth used for communication between information processing devices 21 and storage devices 41, and a management device 1, wherein management device...

20060095659 - Hard disk drive with support for atomic transactions: Embodiments of the present invention provide a data storage apparatus with new features to more easily enable atomic transactions. Rather than having the host system issue the multiple logging commands to the data storage apparatus, the data storage apparatus can be modified so that it can perform the logging function...

20060095658 - Integrated circuit capable of persistent reservations: A method according to one embodiment may include communicating, by an integrated circuit, with at least one target ATA/ATAPI storage device. The method of this embodiment may also include creating, by the integrated circuit, a persistent reservation between at least one target ATA/ATAPI storage device and the integrated circuit. Of...

20060095660 - Media storage apparatus, cache segment switching method of media storage apparatus, and media storage system: A media storage apparatus switches the number of segments of a cache memory according to a data transfer amount from an external device at high speed according to a successive data transfer amount from the external device. A media storage apparatus receives both succession information of write data, and a...

20060095667 - Connection support method for disk array device: Apparatus to navigate connection among a controller housing and disk device housings which constitute a storage device. The controller housing, the disk device housings, and the like are stored in a storage device housing and are connected by ENC cables according to a typical connection method as preparation. A connection...

20060095666 - Information processing system and management device for managing relocation of data based on a change in the characteristics of the data over time: In an information processing system including a computer device, and a storage device storing data used by the computer device, the region in which the data is held is managed in association with a change, over the passage of time in the performance and availability required of the data holding...

20060095663 - Method and computer program product for combining resources of multiple bios roms and managing them as a single entity: A method and related computer program product for combining resources of multiple RAID controllers and managing them as a single entity, comprising searching the RAID controllers for the most appropriate version of the firmware to be executed, determining whether a more appropriate version of the firmware was previously loaded into...

20060095662 - Method and computer program product for displaying and modifying hardware status: A method and related computer program product for operating a computer system which in a preferred embodiment comprises, acquiring a digital image of a hardware element, storing the digital image, displaying the digital image in a software program and dynamically updating and displaying status information for hardware elements proximate to...

20060095665 - Real-time single hard disk data backup method: Disclosed is a real-time single hard disk data backup method, which divides a single hard disk area into two unit blocks through the use of software. At the same time, the data through the use of software will be backed up and stored in stripe block of different unit blocks...

20060095661 - System and method for fault tolerant controller for network raid: A fault-tolerant and efficient way of deducing a set of inconsistent stripes for a network RAID protocol, wherein clients forward input/output (I/O) to a particular controller device called the coordinator, which executes RAID logic and which sends out device IOs to the relevant storage devices. If the coordinator fails then...

20060095664 - Systems and methods for presenting managed data: Systems and methods for presenting managed data from one or more applications are invented and disclosed. A data storage management system comprises a data store, a data storage manager, and a graphical user interface. The data storage manager is communicatively coupled to the data store and configured to allocate and...

20060095669 - Direct deposit using locking cache: The present invention provides a method of storing data transferred from an I/O device, a network, or a disk into a portion of a cache or other fast memory, without also writing it to main memory. Further, the data is “locked” into the cache or other fast memory until it...

20060095668 - Method for processor to use locking cache as part of system memory: The present invention provides a method for a processor to write data to a cache or other fast memory, without also writing it to main memory. Further, the data is “locked” into the cache or other fast memory until it is loaded for use. Data remains in the locking cache...

20060095672 - System and method for parallel execution of data generation tasks: A CPU module includes a host element configured to perform a high-level host-related task, and one or more data-generating processing elements configured to perform a data-generating task associated with the high-level host-related task. Each data-generating processing element includes logic configured to receive input data, and logic configured to process the...

20060095670 - System, method and storage medium for providing an inter-integrated circuit (i2c) slave with read/write access to random access memory: A method for data access via an inter-integrated circuit (I2C) protocol. The method includes receiving an I2C read command at an I2C slave device, where the I2C read command is from an I2C master device. The method also includes reading stored data from a storage device in response to receiving...

20060095671 - System, method and storage medium for providing data caching and data compression in a memory subsystem: A cascaded interconnect system including a memory controller, one or more memory modules, an upstream memory bus and a downstream memory bus. The one or more memory modules include a first memory module with cache data. The memory modules and the memory controller are interconnected by a packetized multi-transfer interface...

20060095673 - Mechanism for resolving ambiguous invalidates in a computer system: The invention provides a system and method for resolving ambiguous invalidate messages received by an entity of a computer system. An invalidate message is considered ambiguous when the receiving entity cannot tell whether it applies to a previously victimized memory block or to a memory block that the entity is...

20060095674 - Tracing instruction flow in an integrated processor: Tracing instruction flow in an integrated processor by defeaturing a cache hit into a cache miss to allow an instruction fetch to be made visible on a bus, which instruction would not have been made visible on the bus had the instruction fetch hit in the cache. The defeature activation...

20060095675 - Three stage hybrid stack model: A three-stage hybrid stack model includes two separate stages of registers, or in other words, two register stacks. Below the two register stages is a memory stage, or memory stack. As operands are pushed onto the top register stack, operands residing in registers are moved down to accommodate the new...

20060095676 - Method, system, and computer program product for caching web content: The invention provides a method, system and computer program product for caching dynamic portal pages without changing the existing caching proxy infrastructure or the transportation protocol used by providing an advanced caching component. An advanced caching component provides the functionality that additional dynamic page specific cache information is provided as...

20060095678 - Address generation interlock resolution under runahead execution: Disclosed is a method and apparatus providing a microprocessor the ability to reuse data cache content fetched during runahead execution. Said data is stored and later retrieved based upon the instruction address of an instruction which is accessing the data cache. The reuse mechanism allows the reduction of address generation...

20060095679 - Method and apparatus for pushing data into a processor cache: An arrangement is provided for using a centralized pushing mechanism to actively push data into a processor cache in a computing system with at least one processor. Each processor may comprise one or more processing units, each of which may be associated with a cache. The centralized pushing mechanism may...

20060095680 - Processor with cache way prediction and method thereof: A processor with cache way prediction and method thereof. The processor includes a cache way prediction unit for predicting at least one cache way for selection from a plurality of cache ways. The processor may further include an instruction cache for accessing the selected at least one cache way, where...

20060095677 - System, apparatus and method for issuing predictions from an inventory to access a memory: A system, apparatus, and method are disclosed for managing predictive accesses to memory. In one embodiment, an exemplary apparatus is configured as a prediction inventory that stores predictions in a number of queues. Each queue is configured to maintain predictions until a subset of the predictions is either issued to...

20060095681 - Narrow/wide cache: A method for transferring data, between a first device and second device in a core processor including a data cache, comprising the steps of, when said first device supports wide data transfer, and said transfer of data comprises a data write operation from said first device to said second device,...

20060095682 - High-performance lock management for flash copy in n-way shared storage systems: A method, system, and machine-readable medium for providing high-performance lock management for a flash copy image of a region of data in N-way shared storage systems is disclosed. According to one embodiment, a data processing system is provided which comprises a cache to store a copy of metadata specifying a...

20060095683 - Memory system and method for controlling the same, and method for maintaining data coherency: A memory system including a bus 10, 11, a memory 17, a memory controller 16, a first device 13 having a cache, and a second device 15, all connected to the bus, wherein the memory controller includes a buffer 20 for temporarily storing cache data and write data that the...

20060095684 - Scope-based cache coherence: With scope-based cache coherence, a cache can maintain scope information for a memory address. The scope information specifies caches in which data of the address is potentially cached, but not necessarily caches in which data of the address is actually cached. Appropriate scope information can be used as snoop filters...

20060095685 - System and method to coordinate access to a sharable data structure using deferred cycles: In at least some embodiments, a system comprises a plurality of requesters and control logic. The requestors are each capable of accessing a sharable data structure. The control logic causes a request for access to the sharable data structure to be deferred to permit only one requestor at a time...

20060095686 - Management of i/o operations in data storage systems: The invention relates to management of I/O in data storage systems. In an embodiment, the invention provides a data storage subsystem processing I/O requests each having a priority, comprising a processor, a memory coupled to the processor, a disk array, an array controller coupled to the processor and the disk...

20060095688 - Storage system and method of controlling the same: A storage system is utilized to its fullest storage capacity by setting a write inhibitive attribute to a desired storage area of the storage system. The storage system has a logical volume in which data is stored and a control device which controls access to the data stored in the...

20060095687 - System and method for achieving reliable worm storage using wmrm storage: The invention provides a method for ensuring that data stored on rewritable storage is immutable. The method includes initializing selected user-addressable blocks of storage to a writable state. In addition, the method includes accepting data to be stored in specified user-addressable blocks. Also, the method includes determining if the specified...

20060095689 - Using limits on address translation to control access to an addressable entity: A data storage resource is identifiable by physical addresses, and optionally by a virtual address. A policy defines which resources are accessible and which resources are not accessible. A request to access a resource is allowed if access to the resource is permitted by the policy, and if carrying out...

20060095690 - System, method, and storage medium for shared key index space for memory regions: In a logical partitioning (LPAR) environment with InfiniBand™ host channel adapters (HCAs), multiple operating systems share the resources of a physical HCA. A mechanism for efficiently allocating memory regions (or memory windows) to different LPARs is provided, while ensuring that a memory region assigned to one LPAR is not accessible...

20060095693 - Method for communicating between host and storage device, storage device, host, and system comprising storage device and host: Embodiments of the invention improve the efficiency of communication processing between a host and a storage device. In one embodiment, a data processing system includes a storage device and a host. The host gives the storage device an instruction to perform specified processing, and an instruction as to whether or...

20060095691 - Processor, method, and data processing system employing a variable store gather window: A processor includes at least one instruction execution unit that executes store instructions to obtain store operations and a store queue coupled to the instruction execution unit. The store queue includes a queue entry in which the store queue gathers multiple store operations during a store gathering window to obtain...

20060095692 - Programmable control interface device: A programmable control interface is for circuits using complex commands. The programmable interface includes a memory for storing sampled commands and a sequencing circuit. The sequencing circuit is programmable. Thus, a processor downloads into the programmable interface a sequencing specific to the sequence of commands. Once the programmable interface has...

20060095694 - Method of memory space configuration: A method is disclosed for utilizing at least one bit within the logical address code of a memory unit formed by Dynamic Random Access Memory (DRAM) to be the control code for interleaving the memory space to different memory ranks. First, the distributive rule of the data is defined. Next,...

20060095695 - Copy operations in storage networks: Exemplary storage network architectures, data architectures, and methods for creating and using snapdifference files in storage networks are described. One exemplary method may be implemented in a processor in a storage network. The method comprises receiving a request to execute a snapclone operation; generating, in response to the received service...

20060095697 - Method and apparatus for data relocation between storage subsystems: A storage subsystem that has detected the necessity of the data relocation determines whether the data relocation is possible or not from one storage unit to another within the particular storage subsystem. A virtualization device is notified in the case where the data relocation in the particular subsystem is impossible....

20060095696 - Quality of service for remote copy operations in storage systems: A system is provided for storage of journal data from a primary site to a secondary site with a predefined quality of service. In one implementation, the primary storage system stores information for updating data stored on the primary disk array in the form of a history of updates made...

20060095698 - Data processing method with restricted data arrangement, storage area management method, and data processing system: When copying corporate business data, etc., it is desired to execute data management excellent in security protection by preventing violation of rules or leaking out of secret information attributed to wrong operation of an administrator. For this purpose, in a data processing method, for each storage area such as a...

20060095699 - Nonvolatile semiconductor memory and method of managing information in information distribution system: There is provided semiconductor memory capable of reconfiguring an area to be given an authentication key and access limitation, and there is implemented an information distribution system having an advanced security function using the semiconductor memory. Part of a storage area in the semiconductor memory stores information about the area...

20060095700 - Storage system: A technique that can efficiently achieve migration of a configuration and data between storage units with varying constructions of configuration information and that can alleviate burdens of personal operation by an administrator, etc. With the configuration information of each storage unit controlled by the storage control server, based on each...

20060095701 - System, method and storage medium for a memory subsystem with positional read data latency: A memory subsystem with positional read data latency that includes a cascaded interconnect system with one or more memory modules, a memory controller and one or more memory busses. The memory controller includes instructions for providing positional read data latency. The memory modules and the memory controller are interconnected by...

20060095702 - Apparatus, system, and method for facilitating management of logical nodes through a single management module: An apparatus, system, and method are provided for facilitating management of logical nodes throu