Electrical computers and digital data processing systems: input/output patents - Monitor Patents
Fresh Patents
Monitor Patents Patent Organizer File a Provisional Patent Browse Inventors Browse Industry Browse Agents Browse Locations




USPTO Class 710  |  Browse by Industry: Previous - Next | All     monitor keywords
Recent  |  09: Oct | Sept | Aug | Jul | Jun | May | Apr | Mar | Feb | Jan |  | 08: Dec | Nov | Oct | Sp | Aug | Jul | Jun | May | Apr | Mar | Feb | Jan |  | 07: Dec  | Nov | Oct | Sep | Aug | Jul | Jun | May | Apr | Mar | Feb | Jan |  | 06: Dec | Nov | Oct | Sep | Aug | Jul | Jun | May | Apr | 

Electrical computers and digital data processing systems: input/output inventions

Recently published patent applications awaiting approval from the USPTO. Recent week's RSS XML file available below.
Listing format for abstract view: USPTO application #, Title, Abstract excerpt,Patent Agent. Listing format for list view: USPTO National Class full category number, title of the patent application.
  
11/12/2009 > patent applications in patent subcategories.
  
11/05/2009 > patent applications in patent subcategories.

20090276544 - Mapping a virtual address to pci bus address: Registering memory space within a data processing system is performed. One or more open calls are received from an application to access one or more input/output (I/O) devices. Responsive to receiving the one or more open calls, one or more I/O map and pin calls are sent in order to... Agent: Ibm Corp. (wip) C/o Walder Intellectual Property Law, P.C.

20090276545 - Memory module with configurable input/output ports: A memory module has one or more memory devices, a controller in communication with the one or more memory devices, and a plurality of input/output ports. The controller is configured to configure each input/output port as an input, an output, or a bidirectional input/output.... Agent: Attn: Tod A. Myrum Leffert Jay & Polglaze, P.A.

20090276546 - Techniques for detection and serial communication for a non-usb serial interface over usb connector: According to an example embodiment, an apparatus may include a non-Universal Serial Bus (non-USB) serial interface, a USB connector, a first protection circuit connected between a first data connection of the non-USB serial interface and a first data connection of the USB connector, a second protection circuit connected between a... Agent: Brake Hughes Bellermann LLP C/o Cpa Global

20090276547 - System and method for simplified data transfer: Systems and methods of performing a simplified data transfer are provided. For example, a simplified data transfer system may include two or more devices configured to perform a simplified data transfer. The first device may be configured to save and transfer data associated with applications open on the first device.... Agent: Apple Inc. C/o Fletcher Yoder, PC

20090276548 - Dynamically setting burst type of a double data rate memory device: One or more external control pins and/or addressing pins on a memory device are used to set one or both of a burst length and burst type of the memory device.... Agent: Dickstein Shapiro LLP

20090276549 - Access for host stacks: This invention relates to a method, a computer program product, a device, and a system for using one host controller by at least two host stacks and handling accesses to the host controller based on access rules.... Agent: Ware Fressola Van Der Sluys & Adolphson, LLP

20090276550 - Serial link buffer fill-level compensation using multi-purpose start of protocol data unit timing characters: Embodiments of the invention provide improved timing compensation for a bidirectional serial link in order to relax accuracy requirements of clock sources used for the link. Fill levels of receiver buffers at either ends of the link are used to determine a particular type of start of PDU (SOP) character... Agent: Kramer & Amado, P.C.

20090276551 - Native and non-native i/o virtualization in a single adapter: Mechanisms for enabling both native and non-native input/output virtualization (IOV) in a single I/O adapter are provided. The mechanisms allow a system with a large number of logical partitions (LPARs) and system images to use IOV to share a native IOV enabled I/O adapter or endpoint that does not implement... Agent: Ibm Corp. (wip) C/o Walder Intellectual Property Law, P.C.

20090276552 - Motherboard and power managing method for graphic card installed thereon: A motherboard and a power managing method for a graphic card installed thereon are provided. When the motherboard is switched to a second performance mode from a first performance mode, a microcontroller in the motherboard outputs a regulation signal to the graphic card through an exclusive connection interface, so as... Agent: Jianq Chyun Intellectual Property Office

20090276553 - Controller, hard disk drive and control method: A data transfer system includes: a shared resource accessed from one or more devices; a plurality of request generation units each configured to generate a request for the device to access the shared resource, and output a remaining time value indicating how much time remains until the request is accepted... Agent: Knobbe Martens Olson & Bear LLP

20090276554 - Computer system and data-transmission control method: A computer system includes a bridge having a transmitting channel and a controller, wherein the transmitting channel is controlled by the controller; a first slot disposed therein a first pin connected to the controller; and a second slot disposed therein a second pin connected to the controller. The controller is... Agent: Wpat, PC

20090276555 - Hot plug control apparatus and method: An apparatus for controlling a hot plug bus slot on a bus has an input for receiving a set of float signals (i.e., the set may have one or more float signals), and a driver having an output electrically couplable with the bus. The apparatus also has float logic operatively... Agent: Sunstein Kann Murphy & Timbers LLP

20090276556 - Memory controller and method for writing a data packet to or reading a data packet from a memory: A memory controller and a method for data access are provided. The memory controller writes a data packet to or reads a data packet from a memory. The memory controller comprises a first register, a second register, a data packet adjuster, and a burst length determination unit. The first register... Agent: Grossman, Tucker, Perreault & Pfleger, PLLC

20090276557 - Bus system for use with information processing apparatus: A processor bus linked with at least a processor, a memory bus linked with a main memory, and a system bus linked with at least an input/output device are connected to a three-way connection control system. The control system includes a bus-memory connection controller connected to address buses and control... Agent: Mattingly & Malur, P.C.

20090276558 - Lane merging: A buffer is associated with each of a plurality of data lanes of a multi-lane serial data bus. Data words are timed through the buffers of active ones of the data lanes. Words timed through buffers of active data lanes are merged onto a parallel bus such that data words... Agent: Advanced Micro Devices, Inc. C/o Vedder Price P.C.

  
10/29/2009 > patent applications in patent subcategories.

20090271529 - Stream data processing method and computer systems: Provided is a stream data processing method that can effectively handle delay data. In the stream data processing method of processing data whose lifetime is defined by a window, an operation result excluding a delay tuple is immediately output along with an unconfirmed flag according to delay processing HBT while... Agent: Juan Carlos A. Marquez C/o Stites & Harbison PLLC

20090271530 - Communication apparatus: According to one embodiment, a communication apparatus includes a first communication module configured to communicate with at least one partner device by a first communication scheme, a second communication module configured to communicate with at least one partner device by a second communication scheme, and an address management module configured... Agent: Blakely Sokoloff Taylor & Zafman LLP

20090271531 - Adaptive bandwidth distribution system for high-performance input/output devices with variable throughput: A method for issuing shadow requests to manage bandwidth allocation between an application that issues input/output (I/O) operation requests and an I/O device. A bandwidth manager detects the completion of an I/O operation, which includes either a read operation or a write operation. The bandwidth manager calculates a statistical duration... Agent: Patterson & Sheridan, L.L.P.

20090271532 - Early header crc in data response packets with variable gap count: A method is provided for processing a command issued by a processor over a bus. The method includes (1) transmitting the command to a remote node to obtain access to data required to complete the command; (2) receiving from the remote node a response packet including a header and a... Agent: Ibm Corporation Intellectual Property Law Dept. 917

20090271533 - Method and apparatus for field firmware updates in data storage systems: Data storage devices and methods for updating firmware are disclosed. For example, one such data storage device includes a device firmware and a controller, where the controller operates in accordance with the device firmware. The controller determines whether or not the device firmware can be updated with new firmware at... Agent: Edward W. Bulchis, Esq. Dorsey 7 Whitney LLP

20090271534 - Automated exchangeable docking configuration: A base device meant to cooperate with one of a plurality of exchangeable docking adapters to enable the base device to cooperate with a personal portable device docked with the docking adapter to perform an audio/visual task. The base device incorporates a programmable logic that is programmed with a configuration... Agent: Bose Corporation C/o Donna Griffiths

20090271535 - Storage system and data input/output control method: A highly-reliable storage system and data input/output control method, which can ensure priority data input/output performance, is provided. A performance limit, which is the number of data input/output processes per unit of time, is detected; and a processing percentage for each of one or more priority targets for which data... Agent: Brundidge & Stanger, P.C.

20090271536 - Descriptor integrity checking in a dma controller: The present invention relates to a Direct Memory Access controller that, in an embodiment, executes I/O descriptors conditionally. A linked list item contains a checksum computed on the descriptor fields. When the linked list item is fetched, the checksum is computed on the descriptor. If both checksums are equal, the... Agent: Schwegman, Lundberg & Woessner / Atmel

20090271537 - Adaptive bandwidth distribution system for high-performance input/output devices with variable throughput: A method for issuing shadow requests to manage bandwidth allocation between an application that issues input/output (I/O) operation requests and an I/O device. A bandwidth manager detects the completion of an I/O operation, which includes either a read operation or a write operation. The bandwidth manager calculates a statistical duration... Agent: Patterson & Sheridan, L.L.P.

20090271538 - Adaptive bandwidth distribution system for high-performance input/output devices with variable throughput: A method for issuing shadow requests to manage bandwidth allocation between an application that issues input/output (I/O) operation requests and an I/O device. A bandwidth manager detects the completion of an I/O operation, which includes either a read operation or a write operation. The bandwidth manager calculates a statistical duration... Agent: Patterson & Sheridan, L.L.P.

20090271539 - Storage controlling unit: Provided is a storage controller capable of changing a system configuration with scalability. A storage controller blade of the storage controller includes: interface units that each connect to one of a host computer and a disk device; a processor unit that controls a configuration of the storage controller and data... Agent: Brundidge & Stanger, P.C.

20090271541 - Information processing system and access method: A plurality of logical units are set in an information processing device and a storage device and connected by logical paths. The information processing device monitors the path state. When a state change of a path has occurred, the information processing device searches for a normal path connected to the... Agent: Brundidge & Stanger, P.C.

20090271540 - Storage apparatus and data transfer method: This storage apparatus includes multiple controllers, a transfer path, and multiple processors. Each of the multiple controllers is connected to the same or a different processor. A first processor connected to a controller that received a transfer command from the host system determines, based on the transfer command, a first... Agent: Antonelli, Terry, Stout & Kraus, LLP

20090271542 - Systems, methods, and apparatus for pixel fetch request interface: Presented herein are system(s) and apparatus for a memory access unit for accessing data for a module. The memory access unit comprises an output port for providing access requests for lists of addresses in a memory over a link to a memory controller.... Agent: Mcandrews Held & Malloy, Ltd

20090271543 - Storage device with instructions for performing methods of processing i/o requests: The invention classifies volumes (e.g., file systems or LUNS) of a data storage system according to application requirements and allocates space for the volumes on storage devices (e.g., hard disk drives) accordingly. A person such as an IT administrator configures the volumes specifying size, type (e.g., file system or SAN... Agent: Robert Moll

20090271544 - Apparatus and method for writing data to recording medium: A distance calculating unit calculates a distance from a current position on a tape to the end of the tape. A command processing unit receives a write command. If the distance is small, a determining unit sets a usable capacity of a buffer to be equal to a maximum capacity... Agent: International Business Machines Corporation

20090271545 - Enqueue event first-in, first-out buffer (fifo): In one embodiment, an apparatus comprises a queue, write control logic coupled to the queue and operable in a write clock domain, and a first-in, first-out buffer (FIFO) coupled to the write control logic. The queue is configured to store a plurality of data items, wherein each data item has... Agent: Mhkkg, PC/apple, Inc.

20090271546 - Apparatus and method to set a communication speed for a sas/sata distance extender: A method to set a communication speed in a Serial-Attached Small Computer System Interface (“SAS”)/Serial-ATA (“SATA”) distance extender apparatus comprising a plurality of supported communication speeds and a local communication speed, a fibre channel interface, a memory, a processor, and a communication bus interconnecting the SAS/SATA Interface, the Fibre Channel... Agent: Dale F. Regelman Quarles & Brady, LLP

20090271547 - Target discovery and virtual device access control based on username: This invention is for discovery of a target such as iSCSI and virtual device access control based on a username and its synonyms. Since the same username can be entered from any initiator, the target discovery and virtual device access control will work from any initiator. In other words, this... Agent: Anuradha Goel

20090271548 - Interrupt response control apparatus and method therefor: An interrupt response control apparatus comprises an input for receiving an interrupt request. A response monitoring module is arranged to detect performance of a first function in response to the interrupt request. A timer is used to determine whether a period of time has elapsed, and if the interrupt request... Agent: Freescale Semiconductor, Inc. Law Department

20090271549 - Interrupt handling using simultaneous multi-threading: Disclosed are a method, information processing system, and computer readable medium for managing interrupts. The method includes placing at least one physical processor of an information processing system in a simultaneous multi-threading mode. At least a first logical processor and a second logical processor associated with the at least one... Agent: Fleit, Gibbons, Gutman, Bongini & Bianco P.l.

20090271550 - Method and apparatus for adding a communication connection to a vectored group: Methods for adding a communication connection to a vectored group of communication connections and corresponding apparatuses are disclosed.... Agent: Coats & Bennett/infineon Technologies

20090271551 - Expansion structure for microcomputer: An expansion structure for microcomputer includes a case having two end panels; a motherboard being installed in the case and provided with at least a connection port, a central processing unit, a plurality of electronic elements, a storage unit, and a plurality of push keys and external peripheral device connectors... Agent: Schmeiser, Olsen & Watts

20090271552 - Device interface module: A computer, such as a portable computer, can include a removable interface module. The module can contain a device having a computer interface. The device can be a radio or a fiber optic communications device, for example. The use of such a module can facilitate repair and reconfiguration of the... Agent: Haynes And Boone, LLPIPSection

20090271554 - Method and apparatus for data movement in a system on a chip: There is provided a system for comprising a plurality of blocks, each block comprising any hardware element and a plurality of segments for providing interconnection of the plurality of blocks. A segment comprises a connector between multiple blocks and other segments and segments are connected via the ports of blocks... Agent: Henneman & Associates, PLC

20090271553 - Method and apparatus for obtaining trace information of multiple processors on an soc using a segmented trace ring bus to enable a flexible trace output configuration: An integrated bus architecture for transmitting trace information from a plurality of processors included on an integrated chip having one or more peripheral I/O channels comprises a segmented bus having a plurality of segments arranged in a ring topology and configured to transmit trace information in a circular pathway from... Agent: Cantor Colburn LLP-ibm Yorktown

20090271555 - Accessing data: A method of accessing data in a device comprising: a first integrated circuit having a processor, a memory connected to the processor and a direct memory access engine operatively coupled to the memory and to the microprocessor; a second integrated circuit comprising storage means for holding data values in respective... Agent: Ryan, Mason & Lewis, LLP

20090271556 - Connecting multiple peripheral interfaces into one attachment point: An interconnect apparatus is provided for connecting at least one peripheral device to a multi-channel interface. The apparatus includes an incoming connector having a first incoming channel connector and at least one second incoming channel connector, wherein the incoming connector is operable to detachably connect to an interface cable, a... Agent: William A. Rutherford

20090271557 - Non-volatile memory storage device with high transmission rate: A non-volatile memory storage device with a virtual USB host controller and a PCIe transmission interface is disclosed. The non-volatile memory storage device is a USB client device, although data access from a host apparatus is conducted by the PCIe interface. The virtual USB host controller comprising: a set of... Agent: Jianq Chyun Intellectual Property Office

20090271558 - Programmable channel: A programmable channel circuit can include a control circuit having at least one bidirectional I/O terminal, at least one programming terminal, and one or more processing elements, and an interface circuit having first and second field terminals/The interface circuit is coupled to the control circuit via the processing elements. The... Agent: Darby & Darby P.C.

  
10/22/2009 > patent applications in patent subcategories.

20090265481 - Signal processing device and method, program, and signal processing system: A signal processing device is a predetermined signal processing device among signal processing devices which perform signal processing on an input signal that is input to any one of the signal processing devices in such a manner that the signal processing devices share signal processing. The signal processing device includes... Agent: Oblon, Spivak, Mcclelland Maier & Neustadt, L.L.P.

20090265482 - Information processing apparatus, method therefor, and computer-readable storage medium: An information processing apparatus connected with a peripheral apparatus via a communication line includes an acquisition unit configured to acquire information about a destination of the peripheral apparatus, and a provision unit configured to provide functions for at least one of managing and controlling the peripheral apparatus according to the... Agent: Canon U.s.a. Inc. Intellectual Property Division

20090265483 - Direct memory access for advanced high speed bus: A memory system for use with a master-slave type bus such as an AHB bus has a memory, a bus interface to allow memory access from the bus, and a direct memory access interface to allow memory access from a DMA controller without occupying the bus. The system can reduce... Agent: Stmicroelectronics Inc. C/o Wolf, Greenfield & Sacks, P.C.

20090265484 - Method for enhancing usb transmission rate: A method for enhancing USB transmission rate is disclosed. The method produces a second packet before receiving a callback signal corresponding to a first packet, thereby reducing the waiting time for receiving the callback signal and thus enhancing USB transmission rate.... Agent: Virtual Law Partners LLP

20090265485 - Ring-based cache coherent bus: Managing data traffic among three or more bus agents configured in a topological ring can include numbering each bus agent sequentially and injecting messages from the bus agents into the ring during cycles of bus agent activity, where the messages include a binary polarity value and a queue entry value.... Agent: Brake Hughes Bellermann LLP C/o Cpa Global

20090265486 - System for managing a cost-constrained resource: A system manages access to a cost-constrained resource. The system includes two or more resource consumers that may request access to the cost-constrained resource. Each of the resource consumers may calculate a respective need value corresponding to an amount of data stored in a buffer of the resource consumer relative... Agent: Harman - Brinks Hofer Chicago Brinks Hofer Gilson & Lione

20090265487 - Method and system for synchronization indicator enabled sharing: A method and system for synchronization indicator enabled online meetings are disclosed. According to one embodiment, a computer implemented method comprises transmitting a screen change signal from a presenter system, the screen change signal indicating a change in presentation material. One or more synchronization signals are received at the presenter... Agent: Orrick, Herrington & Sutcliffe, LLPIPProsecution Department

20090265488 - Device, system, and method of communicating keyboard-video-mouse (kvm) information: Device, system and method of communicating Keyboard-Video-Mouse (KVM) information. For example, a switch may include a plurality of KVM over Ethernet (KVM/Ethernet) modules to communicate KVM data over Ethernet communications; and a router to route the Ethernet communications between the plurality of KVM/Ethernet modules and one or more remote consoles.... Agent: Empk & Shiloh, LLP C/o Landon Ip, Inc.

20090265489 - Programmable can bus to analogue signal converter: A module (10) connects to a CAN bus in a motor vehicle and converts a CAN message into an analog signal that can be monitored by test equipment. The module also has wireless communication with a PDA (300) via a radio transceiver (28) to allow the PDA to display a... Agent: International Truck Intellectual Property Company,

20090265490 - High-speed video serializer and deserializer: A high-speed video serializer has an X bit parallel input bus and a Y bit parallel output bus, where X and Y are multiples of one another (e.g., 2). A multiplexer is connected between the input bus and the output bus and is operated such that a frequency of the... Agent: Patent Group 2n Jones Day

20090265491 - Kvm extender system and local, remote modules thereof: Disclosed is a KVM extender system, which includes a first module, comprising a first processor, a first interface, a first Ethernet transceiver and includes a second module, comprising a second processor, a second interface, a second Ethernet transceiver. The KVM extender system transceives first data packet and second data packet... Agent: Patterson & Sherldan - Aten

20090265492 - Data transmission device: The invention relates to a data transmission device for transmitting data between a first bus system and a second bus system with a copy table (103) for providing an output sequence of data of the first bus system and a transmission device (101) for transmitting data between the first bus... Agent: Demont & Breyer, LLC

20090265493 - Efficient architecture for interfacing redundant devices to a distributed control system: A system and method for interfacing redundant devices to a distributed control system, includes a first and second redundant field bus modules communicably coupled to the distributed control system and to one another via Ethernet switches. A pair of redundant field devices are coupled to the Ethernet switches, one FD... Agent: Richard L. Sampson Sampson & Associates, P.C.

20090265494 - Data transmission and reception system, master device, and slave device: A master device for performing data transmission and reception with a slave device includes: a data transmission and reception circuit for performing transmission of data to the slave device and reception of data from the slave device via a first transmission path in a time division manner; and a control... Agent: Oliff & Berridge, PLC

20090265495 - Access right managing method for accessing multiple programs: Provided is an access right managing method for a resource of a storage system, in which a management computer stores access right definition information of the resource, and resource correspondence information including information on a management program which manages another resource related to the resource managed by the management program.... Agent: Antonelli, Terry, Stout & Kraus, LLP

20090265496 - Adapter card replay buffer for system fault analysis: An adapter card for directing an information handling system (or another device) device to copy one or more data packets buffered in its memory may include an interface core. The interface core may comprise an electric circuit including electronic components and control logic for interfacing with the information handling system... Agent: Lsi Corporation C/o Suiter Swantz PC Llo

20090265497 - Usb dock: A USB device securement apparatus is disclosed. The USB device securement apparatus includes a dock that includes a device side and an attachment side. The device side of the dock receives the USB device and the attachment side of the dock is coupled to a surface. This arrangement provides proper... Agent: Venable, Campillo, Logan & Meaney, P.C.

20090265499 - Multi-protocol serial interface system: A multi-protocol serial interface system comprises a multi-protocol port pin array, a transport protocol change FPGA, a pull-up change FPGA and a memory. The multi-protocol port pin array comprises a plurality of port pins which interface with an external system for exchanging data with the external system. The transport protocol... Agent: Townsend And Townsend And Crew, LLP

20090265498 - Multiphase clocking systems with ring bus architecture: Systems and methods for transferring data using a ring bus architecture in a system that implements multi-phase clocking. In one embodiment, the system is a multiprocessor having multiple processor cores coupled to the ring bus. The bus may be a bidirectional bus having a first data path on which data... Agent: Law Offices Of Mark L. Berrier

20090265500 - Information processing apparatus, information processing method, and computer program: An information processing apparatus including a plurality of nodes, each node connecting at least a memory and a processor to a system bus; an interconnection bus that interconnects the nodes; a device that is connected to a system bus on any of the plurality of nodes and performs data processing;... Agent: Finnegan, Henderson, Farabow, Garrett & Dunner LLP

20090265501 - Computer system and method for monitoring an access path: Provided is a computer system including I/O devices coupled to PCI switches coupled via interfaces of a plurality of servers, and a management block for managing configurations of the PCI switches. The management block is configured to: set, to the PCI switch, a first access path including a virtual bridge... Agent: Mattingly & Malur, P.C.

20090265502 - Signal processing device and control method, signal processing method, program, and signal processing system: A signal processing device controls a plurality of signal processing units that process an input signal inputted via a signal line with wide bandwidth, via a control line with narrow bandwidth or the signal line, and includes: a storing unit configured to store correspondence information that associates instruction information indicating... Agent: Oblon, Spivak, Mcclelland Maier & Neustadt, L.L.P.

Previous industry: Electrical computers and digital processing systems: multicomputer data transferring or plural processor synchronization
Next industry: Electrical computers and digital processing systems: memory


######

RSS FEED for 20091112: - PDF
Integrate FreshPatents.com into your RSS reader/aggregator or website to track weekly updates.
For more info, read this article.

######

Thank you for viewing Electrical computers and digital data processing systems: input/output patents on the FreshPatents.com website. These are patent applications which have been filed in the United States. There are a variety ways to browse Electrical computers and digital data processing systems: input/output patent applications on our website including browsing by date, agent, inventor, and industry. If you are interested in receiving occasional emails regarding Electrical computers and digital data processing systems: input/output patents we recommend signing up for free keyword monitoring by email.



###

FreshPatents.com Support

Results in 0.37327 seconds

filepatents (1K)

* Easy, fast online form
* Protect your Inventions
* US Patent Office filing

Provisional Patent
Utility Patent

- - - - - - - - - - - - - - - - - - - - - -

filetrademarks (1K)

* Fast online form
* Protect your Name/Design
* US Government filing

Trademark Services

- - - - - - - - - - - - - - - - - - - - - -

PATENT INFO