|
FREE patent keyword monitoring and additional FREE benefits. |
![]() |
|
|
USPTO Class 710 | Browse by Industry: Previous - Next | All 06/2007 | Recent | 08: Jun | May | Apr | Mar | Feb | Jan | | 07: Dec | Nov | Oct | Sep | Aug | Jul | Jun | May | Apr | Mar | Feb | Jan | | 06: Dec | Nov | Oct | Sep | Aug | Jul | Jun | May | Apr | Mar | Feb | Jan | Electrical computers and digital data processing systems: input/output inventions 06/07Recently published patent applications awaiting approval from the USPTO. Recent week's RSS XML file available below.Listing format for abstract view: USPTO application #, Title, Abstract excerpt,Patent Agent. Listing format for list view: USPTO National Class full category number, title of the patent application. 06/28/2007 > patent applications in patent subcategories. 20070150621 - Parallel pattern detection engine: A parallel pattern detection engine (PPDE) comprise multiple processing units (PUs) customized to do various modes of pattern recognition. The PUs are loaded with different patterns and the input data to be matched is provided to the PUs in parallel. Each pattern has an Opcode that defines what action to... Agent: Robert A. Voigt, Jr. Winstead Sechrest & Minick PC 20070150622 - Parallel pattern detection engine: A parallel pattern detection engine (PPDE) comprise multiple processing units (PUs) customized to do various modes of pattern recognition. The PUs are loaded with different patterns and the input data to be matched is provided to the PUs in parallel. Each pattern has an Opcode that defines what action to... Agent: Robert A. Voigt, Jr. Winstead Sechrest & Minick PC 20070150623 - Parallel pattern detection engine: A parallel pattern detection engine (PPDE) comprise multiple processing units (PUs) customized to do various modes of pattern recognition. The PUs are loaded with different patterns and the input data to be matched is provided to the PUs in parallel. Each pattern has an Opcode that defines what action to... Agent: Robert A. Voigt, Jr. Winstead Sechrest & Minick PC 20070150624 - Pipelined i/o execution: A method for pipelining execution input/output (I/O) includes obtaining a first I/O operation, determining a first plurality of stages of a pipeline needed to execute the first I/O operation, and executing each of the first plurality of stages to complete the I/O operation, wherein the first plurality of stages is... Agent: Osha Liang L.L.P./sun 20070150625 - Automation device: The invention relates to an automation device, in which a plurality of spatially distributed functional units communicate with one another by means of a common transmission protocol. The device has a microcontroller (110) which has at least one associated clock generator (120) and a memory unit (150) and which is... Agent: Abb Inc. Legal Dept. - 4u6 20070150626 - Automation device: The invention relates to an automation device, in which a multiplicity of physically distributed functional units communicate with each other by means of a common transmission protocol. The device has a microcontroller (110), which is assigned at least one clock generator (120) and one memory unit (150), and which is... Agent: Abb Inc. Legal Dept. - 4u6 20070150627 - Endian mapping engine, method of endian mapping and a processing system employing the engine and the method: The present invention provides an endian mapping engine for use with a processing system. In one embodiment, the endian mapping engine includes an identification unit configured to identify sending and receiving endian schemes for data transfers between components of the processing system. Additionally, the endian scheme converter also includes a... Agent: Lsi Logic Corporation 20070150628 - Usb device notification: A method of notifying clients of a change in a USB including a first client requesting notification of a first change in the USB, detecting the first change in the USB, and notifying the first client requesting notification that the first change in the USB occurred.... Agent: Blakely Sokoloff Taylor & Zafman 20070150629 - Method and apparatus for a two-wire serial command bus interface: A method for bi-directional transmission of data between a source and a sink over a two-wire interface includes re-mapping a data signal and a clock signal from a first local bus on the source into a different protocol signal. Transmitting the different protocol signal from the source to the sink... Agent: Perkins Coie LLP 20070150630 - File-based access control for shared hardware devices: An apparatus, program product and method effectively virtualize a hardware device shared between multiple processors by a file accessible by a processor such that access to the hardware device may be controlled via a lock associated with the file. By doing so, file-based locking, e.g., as provided by a file... Agent: Wood, Herron & Evans, L.L.P. (ibm) 20070150631 - Multi-priority messaging: Methods, systems, and computer program products for transmitting first-priority data and second-priority data. The first-priority data and second-priority data are stored in separate data buffers, and the first-priority data is transmitted preferentially over the second-priority data.... Agent: Patent Dept Intuitive Surgical, Inc 20070150632 - Conditional and vectored system management interrupts: An embodiment of the present invention is a technique to process system management interrupt. A system management interrupt (SMI) is received. The SMI is associated with a system management mode (SMM). A conditional SMI inter-processor interrupt (IPI) message is broadcast to at least a processor. The SMI is processed without... Agent: Blakely Sokoloff Taylor & Zafman 20070150633 - Ic card and an adapter for the same: An IC card and card adapters are designed so that the IC card of a specific standard (e.g., MMC standard) is compatible with IC cards and terminals of other standards (e.g., MS card standard and USB terminal standard). In the IC card (MMC), a controller IC, which is connected to... Agent: Miles & Stockbridge PC 20070150634 - Information processing apparatus and video signal amplitude control method: According to one embodiment of the invention, an information processing apparatus comprises a main body which is detachably connected to an external apparatus having a first video signal output terminal to which a display device is connectable, a second video signal output terminal provided on the main body, to which... Agent: Blakely Sokoloff Taylor & Zafman 20070150636 - Memory module having a clock line and termination: A memory module includes a signal line to carry a signal that traverses the signal line until reaching a termination at an end of the signal line. The module includes a clock line to carry a clock signal that traverses the clock line alongside the signal until the signal reaches... Agent: Morgan Lewis & Bockius LLP/rambus Inc. 20070150635 - Memory system having memory devices on two sides: A memory system includes a first signal line to carry a first signal that enters the module at a first end of the first signal line and a second signal line to carry a second signal that enters the module at a first end of the second signal line. The... Agent: Morgan Lewis & Bockius LLP/rambus Inc. 20070150637 - Bus systems and method for reconfiguration: The invention relates to methods and embodiments of bus systems for configurable architectures. Special consideration is to the optimisation of configuration and reconfiguration efficiency.... Agent: Kenyon & Kenyon LLP 20070150638 - Changeable usb memory stick: A changeable USB memory stick includes primarily a common bus which is provided with a multi-memory card interface and a USB interface. The common bus is complied with the format of a USB junction, and is provided with a transmission function of a plurality of memories. The USB memory stick... Agent: Troxell Law Office PLLC Suite 1404 20070150639 - Multiple-interface connection port: A connection port includes a first terminal set of USB specification and a second terminal set of multi-transmission interface specification which are combined into a common bus conforming to a specification of USB junction, so as to constitute a multiple-interface connection port structure which can perform a signal transmission between... Agent: Troxell Law Office PLLC Suite 1404 06/21/2007 > patent applications in patent subcategories.20070143503 - System and method for exchanging data between computing devices: Communications may be exchanged between two computing devices for purpose of establishing a collection of data items on one of the devices. During the communication, a data transfer configuration may also be communicated to the device on which the collection of data items is established. When that device communicates with... Agent: Shemwell Mahamedi LLP 20070143504 - Data processing device: The data processing device includes an identification information displaying controller, a selecting controller, and a recording controller. The identification information displaying controller displays a plurality of identification information that is read from a storage medium and is indicative of respective ones of a plurality of different operating conditions. The selecting... Agent: Mcdermott Will & Emery LLP 20070143505 - Passive usb power configuration switching: A system for a universal serial bus (USB) device to perform power configuration to operate with a USB host. A connection to the USB host is enabled. Then a high-power configuration is reported to the USB host and successful enumeration by the USB host is monitored for. If such enumeration... Agent: Intellectual Property Law Offices 20070143506 - Burst-capable interface buses for device-to-device communications: Disclosed are interface buses that facilitate communications among two or more electronic devices in standard mode and burst mode, and bus bridges from such buses to a memory unit of such a device. In one aspect, interface buses group the data lines according to groups of bits, and include group-enable... Agent: Sheppard, Mullin, Richter & Hampton LLP 20070143507 - Storage device with mobile source module: A storage device comprised of process unit, memory unit and charging unit contains a built-in mobile source module; the source module being charged by a source externally connected to a data process device when the latter is connected to the storage device via a first communication interface; alternatively a second... Agent: Troxell Law Office PLLC 20070143508 - Common field bus for data and energy transfer: Data communication in an electrical system uses the time difference between two successive current or voltage pulses to represent different data values. The time differences (Δt9−Δt16) can assume more than two different predetermined values, and thereby each pulse can represent more than one data bit. A central unit transfers data... Agent: Holland & Bonzagni, P.C. 20070143510 - Communication structure: A communication structure has a communication controller which has a synchronization unit and a first interface and a second interface, I/O connection means including a first I/O connection which for data exchange connects the first interface to a communication system having at least one further user, and a second I/O... Agent: Michael J. Striker 20070143509 - Symmetric usb device with metal-tube plastic-plug shell with usb plug centered and integrated with circuit board substrate: A Universal-Serial-Bus (USB) device has a USB plug that is centered over a center-line of a circuit board. The circuit board with flash memory and a USB flash controller has metal pads that a USB connector is soldered to. The USB connector has a rear step that is about half... Agent: Stuart T Auvinen 20070143512 - Communication circuit of serial peripheral interface (spi) devices: A communication circuit of serial peripheral interface (SPI) devices includes a master device, a plurality of slave devices, an SPI bus, and a multiplexer. The master device includes an SPI bus controller and a chip-selecting unit. Each of the slave devices is electrically coupled to the multiplexer. The multiplexer is... Agent: PCe Industry, Inc. Att. Cheng-ju Chiang Jeffrey T. Knapp 20070143511 - Method and system for interfacing components of a computing system with a pair of unidirectional, point-to-point buses: A method of interfacing two components of a computing system is provided wherein the method includes providing a pair of unidirectional, point-to-point buses to transmit data between a master bus controller of the computing system and a slave bus controller of a processor unit of the computing system. The method... Agent: Heslin Rothenberg Farley & Mesiti P.C. 20070143513 - Adaptive interrupts coalescing system with recognizing minimum delay packets: The present invention relates to an adaptive interrupts coalescing system with recognizing minimum delay packets. The adaptive interrupts coalescing system of the invention comprises a first calculating device, a packet header parser, a second calculating device, and an interrupt controller. The first calculating device is used for calculating packet information... Agent: Volentine Francos, & Whitt PLLC 20070143514 - Mechanism for processor power state aware distribution of lowest priority interrupts: A method for a mechanism for processor power state aware distribution of lowest priority interrupts. The method of one embodiment comprises receiving first power state information from a first component and second power state information from a second component. First task priority information from the first component and second task... Agent: Intel Corporation C/o Intellevate, LLC 20070143515 - Interrupt controller utilising programmable priority values: An interrupt controller 2 is provided with priority registers 6 storing priority values P0-P9 used to determine prioritisation between received interrupt signals I0-I9. A priority value accessing circuit 10 provides multiple mappings to the priority values stored in dependence upon the priority value manager 16, 18, seeking to make an... Agent: Nixon & Vanderhye, PC 20070143516 - Interrupt controller and interrupt control method: An interrupt controller superior in maintenance performance and expandability. An interrupt controller 10 comprises a queue circuit 11 that holds channel numbers corresponding to interrupt inputs in the order of priority levels, and a queue control circuit 12 that changes the order of the channels held in the queue circuit... Agent: Mcginn Intellectual Property Law Group, PLLC 20070143518 - Portable computing apparatus and processing method using the same: A portable computing apparatus and a processing method using the same, the portable computing apparatus including a management module and a processing module, wherein the management module provides a predetermined function list to a sub-display module when a specific event occurs, and the processing module processes a function selected from... Agent: Stein, Mcewen & Bui, LLP 20070143517 - Methods and systems for a portable, interactive display device for use with a computer: A portable, interactive display device is disclosed. The device presents to a user the graphical interface of a host computer. The host is separate from the display device and sits in a fixed location. The invention allows a user to carry with him the user interface capability of the host,... Agent: Lee & Hayes PLLC 20070143519 - Bus controller for transferring data: A host controller can be used in transferring data over a USB bus communication system in frames and micro-frames. Each data transfer is described by a packet transfer descriptor, and a packet transfer descriptor for a data transfer includes a bit map, such that data is transferred according to the... Agent: Nxp, B.v. Nxp Intellectual Property Department 20070143520 - Bridge, computer system and method for initialization: An indicator pin of an input/output controller is used to identifying whether a processor or a bridge is configured in a processor. When a predetermined voltage level of the indicator pin is confirmed, a base input/output system of the computer system renews a coherent/non-coherent HyperTransport link table. Then an initialization... Agent: Rabin & Berdo, PC 20070143522 - Data cut-through in an infiniband/fibre channel bridge: A bridge comprises an InfiniBand port, a fibre channel port, a cut-through data path coupled to the InfiniBand port and fibre channel port comprising a data buffer path operable to store data, and a message control path operable to decode and encode message headers.... Agent: Schwegman, Lundberg, Woessner & Kluth, P.A. 20070143521 - Burst-capable bus bridges for coupling devices to interface buses: Disclosed are interface buses that facilitate communications among two or more electronic devices in standard mode and burst mode, and bus bridges from such buses to a memory unit of such a device. In one aspect, interface buses group the data lines according to groups of bits, and include group-enable... Agent: Sheppard, Mullin, Richter & Hampton LLP 20070143523 - Infiniband/fibre channel bridge architecture: A bridge comprises an InfiniBand channel adapter, a fibre channel adapter, a command path, and a data path. The command path is coupled to the InfiniBand channel adapter and the fibre channel adapter; and the command path is operable to receive commands from a first of the InfiniBand and fibre... Agent: Schwegman, Lundberg, Woessner & Kluth, P.A. 06/14/2007 > patent applications in patent subcategories.20070136496 - Continuous media priority aware storage scheduler: The present invention relates to a system and methodology to facilitate I/O access to a computer storage medium in a predictable and efficient manner. A scheduling system is provided that mitigates the problem of providing differing levels of performance guarantees for disk I/O in view of varying levels of data... Agent: Amin. Turocy & Calvin, LLP 20070136497 - System and method of communicating with portable devices: At least one aspect of the invention is directed to a communications adapter for coupling between a power adapter and a laptop computer. The communications adapter includes a first connector adapted to couple to the power adapter to receive DC power, and a second connector adapted to couple to a... Agent: Lowrie, Lando & Anastasi 20070136498 - Kvm system for controlling computers and method thereof: A system for connecting a console device to computers comprising a graphic user interface menu apparatus for controlling the computers. The system comprises a user-side circuit, a central crosspoint switch, a plurality of computer-side circuits, a menu generating unit and a first switching device. The user-side circuit coupled to the... Agent: Madson & Austin Gateway Tower West 20070136500 - Controlling system using inter integrated circuit bus having single clock line: An exemplary inter integrated circuit bus of a controlling system (200) includes a clock line (SCL11), data lines (SDA12, SDA13, SDA14), a programmed control unit (20), and peripheral devices each having an address. The programmed control unit includes a plurality of ports (11˜14) which are connected to the clock line... Agent: Wei Te Chung Foxconn International, Inc. 20070136499 - Method for designing a completely decentralized computer architecture: A design for a computer architecture that has been decentralized to a maximum extent to provide for increased system throughput, enhanced system security and stability while, at the same time, decreasing complexity within the system. The design includes a multitude of specially designed processing units, a bus system which has... Agent: Charles E. Sykes 20070136501 - Media card command pass through methods: The present invention presents techniques for transmitting application specific instruction between a host and a memory card. The commands for the application specific protocol are embedded along with a signature in the data portion of a transmission protocol that is used to communicate between the host the memory card. This... Agent: Parsons Hsue & De Runtz, LLP - Sandisk Corporation 20070136502 - Spi device: A SPI device. The SPI device comprises a serial clock pin, a chip select pin, a data input pin, and a data output pin. The serial clock pin transmits a serial clock from a master device to a slave device. The chip select pin determines whether the slave device is... Agent: Thomas, Kayden, Horstemeyer & Risley, LLP 20070136503 - Systems for implementing sdram controllers, and buses adapted to include advanced high performance bus features: An apparatus comprising a first circuit and a second circuit. The first circuit may be configured to encode a priority of a plurality of input signals. The second circuit may be configured to generate the plurality of input signals in response to one or more signals received from each of... Agent: Lsi Logic Corporation 20070136504 - Hot-plug control system and method: A hot-plug control system and method is applied to a computer device, wherein the computer device is provided with a PCI-E (Peripheral Component Interconnect Express) bus, at least one PCI-E slot having a power switch and an indicator light, a power control unit and a driver. The hot-plug control system... Agent: Edwards Angell Palmer & Dodge LLP 06/07/2007 > patent applications in patent subcategories.20070130371 - Computer system and control method thereof: A computer system including a display unit to display a display area of the computer system, a wireless communications module to interface with at least one external device, a pointing processing unit to move a pointer indicated on the display unit in correspondence to a first radio signal input through... Agent: Stein, Mcewen & Bui, LLP 20070130370 - Portable search engine: POSE is a portable search engine that is designed to be a search platform. A search platform is a search engine that runs on all the devices, on all the platforms, parses most of the data formats, regardless of platform and is Unicode-based. POSE runs on portable and miniaturized drives... Agent: Michael I Kroll 20070130372 - I/o address translation apparatus and method for specifying a relaxed ordering for i/o accesses: An I/O address translation apparatus and method for specifying relaxed ordering for I/O accesses are provided. With the apparatus and method, storage ordering (SO) bits are provided in an I/O address translation data structure, such as a page table or segment table. These SO bits define the order in which... Agent: Ibm Corp. (wip) C/o Walder Intellectual Property Law, P.C. 20070130373 - Method and apparatus for a storage controller to dynamically determine the usage of onboard i/o ports: Methods and systems for automatically and dynamically identifying capabilities of devices connected to a storage system controller port and setting operating parameters of that port are described. In particular, a storage system controller administers scanning and probing functions to determine capabilities of devices connected to a given port. Based on... Agent: Sheridan Ross PC 20070130376 - Method and apparatus for setting configuration information: A method and apparatus for changing configuration information by using configuration information comparison is provided. The method includes displaying comparison configuration information reflecting current configuration information and previous configuration information, and changing the current configuration information by referring to the comparison configuration information. Accordingly, when complicated configuration information of an... Agent: Roylance, Abrams, Berdo & Goodman, L.L.P. 20070130374 - Multiported memory with configurable ports: In some embodiments, a chip includes memory banks and data ports, including at least first and second data ports, coupled to the memory banks. The chip also includes control circuitry to control a configuration of the first data port to be in one of multiple configurations in response to a... Agent: Blakely Sokoloff Taylor & Zafman 20070130375 - System and method for bios setup: An exemplary method for BIOS setup includes the steps of: setting selectable options of device configurations according to parameter ranges of device configurations of the BIOS, each selectable option corresponding to a selection indicator, each selection indicator corresponding to a type of color and an alarm sound; modifying working condition... Agent: North America Intellectual Property Corporation 20070130381 - Activator, dma transfer system, dma transfer method: A DMA controller controls DMA transfer in an information processing system. Input and output devices are a transfer source or a transfer destination in DMA transfer and request DMA transfer. A DMAC activating unit is provided with an event monitoring unit and an event register. The event register registers an... Agent: Katten Muchin Rosenman LLP 20070130378 - Computer protection system and method: A computer protection system comprises a mobile detection module adapted to detect at least one event indicating a likelihood of movement of a computer and, in response to detecting the at least one event, automatically place a drive device of the computer in a suspend state.... Agent: Hewlett Packard Company 20070130379 - Method for data processing based on an operation route in peripheral equipment: An improved data processing method for computer resource sharing based on computer peripheral equipment is provided. The peripheral equipment includes a data storage area, and a file storage area where executable program files may be stored. When a computer detects such PLUG-and-PLAY peripheral equipment, the computer realizes execution of executable... Agent: Advantia Law Group 20070130377 - Smm-dependent gpio lock for enhanced computer security: Computer security is enhanced by creating an environment in which changing the state of a GPIO output or changing the configuration of a GPIO is allowed only when authorized programs are executing. A storage device stores, responsive to a write signal, a state of a data signal. The GPIO is... Agent: Hewlett Packard Company 20070130380 - System and method for recognizing a keystroke in an electronic device: The invention provides a system and a method of processing keystrokes being entered in an electronic device is provided. The method comprises: monitoring for activation of two or more keys on the device; determining whether a keystroke conflict occurs from the activation of the keys; and if a conflict has... Agent: Mccarthy Tetrault LLP 20070130385 - Disk controller: A disk controller has a channel adapter having a connection interface to a host computer or a disk drive; a memory adapter for temporarily storing data to be transferred between the host computer and disk drive; a processor adapter for controlling operations of the channel adapter and memory adapter; and... Agent: Mattingly, Stanger, Malur & Brundidge, P.C. 20070130384 - Functional dma: In one embodiment, a direct memory access (DMA) controller comprises a transmit control circuit, an offload engine, and a receive control circuit. The transmit control circuit is configured to read first DMA data from an address space in a host. Coupled to receive the first DMA data from the transmit... Agent: Lawrence J. Merkel Meyertons, Hood, Kivlin, 20070130383 - Memory information transfer power management: An apparatus and method for conserving power in a memory information transfer system. The system may include a direct memory access (DMA) controller coupled to a memory storage device and a peripheral device. The DMA controller transfers information from the memory storage device to a buffer in the peripheral device.... Agent: Texas Instruments Incorporated 20070130382 - Small and power-efficient cache that can provide data for background dma devices while the processor is in a low-power state: A small and power-efficient buffer/mini-cache sources and sinks selected DMA accesses directed to a memory space included in a coherency domain of a microprocessor when cached data in the microprocessor is inaccessible due to any or all of the microprocessor being in a low-power state not supporting snooping. Satisfying the... Agent: Walstein Bennett Smith Iii 20070130386 - Dma chain: A system and method for providing direct memory access is disclosed. In a particular embodiment, a direct memory access module is disclosed that includes a memory, a first interface coupled to a processor, and a second interface coupled to a peripheral module. A first instruction received from the first interface... Agent: Toler Schaffer, LLP 20070130387 - Input/output priority inheritance: A method for executing input/output (I/O) operations based on priority involves receiving a first I/O request for a unit of data, receiving a second I/O request for the same unit of data, determining a priority of the first I/O request and a priority of the second I/O request, and executing... Agent: Osha Liang L.L.P./sun 20070130388 - Apparatus and method to record/read data on/from recording medium: An apparatus and method to record and/or read data on a recording medium including a master data processor to process a first type of data, a slave data processor to process a second type of data, and a multiplexer selecting one of interface signals outputted from the master data processor... Agent: Stein, Mcewen & Bui, LLP 20070130389 - Arrangement and method for determining charging in a telecommunications system: The present invention relates to a method and arrangements for determining charging related to a data bit transfer session from a traffic source (209) to a client (213), said bit transfer session involving bit transfer over a wireless communications link (214f) under the control of a radio resource managing unit... Agent: Ericsson Inc. 20070130392 - Deadlock avoidance in a bus fabric: Circuits, apparatus, and methods for avoiding deadlock conditions in a bus fabric. One exemplary embodiment provides an address decoder for determining whether a received posted request is a peer-to-peer request. If it is, the posted request is sent as a non-posted request. A limit on the number of pending non-posted... Agent: Townsend And Townsend And Crew LLP 20070130390 - Method and apparatus for effective package memory bandwidth management: A high speed electronic system which uses memory (package memory) to store package may be forced to use more expensive higher speed, or dual port memory to increase bandwidth. The present invention provides a method to more effectively manage the package memory using same memory technology. Hence it can provide... Agent: Yi-hsien Hao 20070130391 - Storage device, control method thereof and program: The storage device of the invention has a ramp mechanism which shakes out the head onto the disk medium, and causes the head to evacuate from the medium to hold it. The command queuing processing unit stores input/output commands into the command queue in the order of issuance by the... Agent: Patrick G. Burns, Esq. Greer, Burns & Crain, Ltd. 20070130393 - Expedited digitial signal decoding: Expedited digital signal decoding. A multicast or unicast data stream is sent from a headend to a set-top box at a natural rate. A decoder buffer in the set-top box begins to fill. Once the buffer is partially full, a decoder begins to decode the data at a rate lower... Agent: Scientific-atlanta, Inc. Intellectual Property Department 20070130395 - Bus processing apparatus: A bus processing apparatus including a first buffer, a second buffer, an input control unit, an output control unit and a synchronous control unit is provided. The input control unit generates a storing address for deciding to output the transmitter data to either the first buffer or the second buffer... Agent: Jianq Chyun Intellectual Property Office 20070130394 - Self-synchronizing hardware/software interface for multimedia soc design: A forced lock-step operation between a CPU (software) and the hardware is eliminated by unburdening the CPU from monitoring the hardware until it is finished with its task. This is done by providing a data/control message queue into which the CPU writes combined data/control messages and places an End tag... Agent: Stephen B. Ackerman 20070130396 - A computer i/o device with a voice i/o unit: A computer I/O (input/output) device with a voice I/O unit comprises a voice I/O unit and an I/O device, wherein said voice I/O unit is coupled with said I/O device having a capability of either a mouse, a keyboard or other computer peripheral devices through a hardware or software configuration.... Agent: Pai Patent & Trademark Law Firm 20070130398 - Computer device output setting indicator: A computer device comprises an output monitor configured to determine an output configuration setting for the computer device and automatically actuate an output setting indicator corresponding to the output configuration setting.... Agent: Hewlett Packard Company 20070130399 - Controlling an auxiliary display user interface based on usage context: An auxiliary computing device normally used for remotely controlling a primary device may change its functionality and extend its usefulness based on a usage context. An auxiliary device may change its usage context by connecting differently to a primary device depending on any number of parameters including distance from the... Agent: Marshall, Gerstein & Borun LLP (microsoft) 20070130402 - Display device adapter with digital media interface: An apparatus comprises a plug to couple the apparatus to a display device, a first receptacle to receive a first media device containing image data for display on the display device and an imaging processor coupled to the plug and the first receptacle.... Agent: Schwabe, Williamson & Wyatt, P.C. 20070130401 - Integrated multimedia system: An integrated multimedia system having a multimedia processor is disposed in an integrated circuit having a first host processor system coupled to the multimedia processor and a second local processor disposed within the multimedia processor for controlling the operation of the multimedia processor. A data transfer switch is coupled to... Agent: Sofer & Haroun LLP. 20070130400 - Providing services from a remote computer system to a user station over a communications network: Methods, systems, and computer program products for providing services from a remote computer system to a user station over a communications network, including automated identification of users. During a first communication session between a user station and a remote computer system, the user station provides first user identification information to... Agent: Sterne, Kessler, Goldstein & Fox P.l.l.c. 20070130397 - System and method for encoding packet header to enable higher bandwidth efficiency across pcie links: A computer system that employs Peripheral Component Interconnect Express (PCIe) links includes devices that generate a PCIe packet having a header portion that is smaller than the header portion for a conventional PCI packet. The devices may be an endpoint device, such as a graphics processor, and a chipset, such... Agent: Patterson & Sheridan, L.L.P. 20070130403 - Apparatus, method and computer program product providing data serializing by direct memory access controller: A method includes constructing a data unit including a plurality of parts stored in a plurality of regions of a memory, and instructing a controller to serialize the data unit and to transfer the data unit to a destination.... Agent: Harrington & Smith, PC 20070130404 - Portable notebook computer motherboard: A motherboard for a portable notebook computer includes a circuit board, and an extension card module connected with the circuit board. The circuit board defines a cutout in one corner thereof and includes a top layer and a bottom layer. The top layer includes a first area, a second area,... Agent: PCe Industry, Inc. Att. Cheng-ju Chiang Jeffrey T. Knapp 20070130405 - Multiple removable non-volatile memory cards serially communicating with a host: Two or more very small encapsulated electronic circuit cards to which data are read and written are removably inserted into two or more sockets of a host system that is wired to the sockets. According to one aspect of the disclosure, command and response signals are normally communicated between the... Agent: Parsons Hsue & De Runtz, LLP - Sandisk Corporation 20070130406 - Data restoration in archivable mobile random access storage devices: Disclosed are a method and apparatus for preserving data integrity comprising a data storage library adapted to receiving data from a host computer. The data storage library comprises a mobile random access storage device for storing the data when the mobile random access storage device is operatively linked with a... Agent: Spectra Logic C/o Hiscock & Barclay, LLP 20070130407 - Bus system with multiple modes of operation: An apparatus and a computer-implemented method for processing data in a bus system component. The bus system component is configured to operate in one of an endpoint mode and a root complex mode. Responsive to configuring the bus system component to operate in endpoint mode, the data is processed through... Agent: Lsi Logic Corporation Legal Department - Ip 20070130408 - Host-client utility meter systems and methods for communicating with the same: A host automated meter reading (AMR) device may communicate with one or more client AMR devices in proximity to the host meter. The host and client AMR devices operate as master and slave devices, respectfully, in a host-client AMR device system. The host AMR device may transmit command and control... Agent: Bolanle Adekore Sogade 20070130409 - System-on-a-chip mixed bus architecture: A mixed architecture system on chip is provided by combining a CoreConnect system on chip architecture with an AMBA system on chip architecture. To eliminate data transfer and bus error that could occur in the mixed architecture, an additional peripheral bus and bridge are provided to manage communication with AHB... Agent: Rochelle Lieberman Lieberman & Brandsdorfer, LLC 20070130411 - Data buffering method: In a data processing and buffering method, at least one read cycles are asserted to obtain at least one data, respectively, wherein each of the data includes at least one sub data and each data is specified with an address pointer and an enable bit array. When a certain sub... Agent: Kirton And Mcconkie 20070130410 - Retry mechanism: An interface unit may comprise a buffer configured to store requests that are to be transmitted on an interconnect and a control unit coupled to the buffer. In one embodiment, the control unit is coupled to receive a retry response from the interconnect during a response phase of a first... Agent: Meyertons, Hood, Kivlin, Kowert & Goetzel, P.C. Previous industry: Electrical computers and digital processing systems: multicomputer data transferring or plural processor synchronizationNext industry: Electrical computers and digital processing systems: memory ###### RSS FEED for 20080717: Integrate FreshPatents.com into your RSS reader/aggregator or website to track weekly updates. For more info, read this article. ###### Thank you for viewing Electrical computers and digital data processing systems: input/output patents on the FreshPatents.com website. These are patent applications which have been filed in the United States. There are a variety ways to browse Electrical computers and digital data processing systems: input/output patent applications on our website including browsing by date, agent, inventor, and industry. If you are interested in receiving occasional emails regarding Electrical computers and digital data processing systems: input/output patents we recommend signing up for free keyword monitoring by email. ### FreshPatents.com Support Results in 0.82616 seconds |