|Electrical computers: arithmetic processing and calculating patents - Monitor Patents|
USPTO Class 708 | Browse by Industry: Previous - Next | All
11/2010 | Recent | 13: May | Apr | Mar | Feb | Jan | 12: Dec | Nov | Oct | Sep | Aug | July | June | May | April | Mar | Feb | Jan | 11: Dec | Nov | Oct | Sep | Aug | Jul | Jun | May | Apr | Mar | Feb | Jan | 10: Dec | Nov | Oct | Sep | Aug | Jul | Jun | May | Apr | Mar | Feb | Jan | | 09: Dec | Nov | Oct | Sep | Aug | Jl | Jn | May | Apr | Mar | Fb | Jn | | 2008 | 2007 |
Electrical computers: arithmetic processing and calculating November recently filed with US Patent Office 11/10Below are recently published patent applications awaiting approval from the USPTO. Recent week's RSS XML file available below.
Listing for abstract view: USPTO application #, Title, Abstract excerpt,Patent Agent. Listing format for list view: USPTO National Class full category number, title of the patent application. 11/25/2010 > patent applications in patent subcategories. recently filed with US Patent Office
20100299378 - Sortable floating point numbers: The invention comprises methods for manipulating floating point numbers on a microprocessor where the numbers are sortable. That is, the numbers obey lexicographical ordering. Hence, the numbers may be quickly compared using bit-wise comparison functions such as memcmp( ). Conversion may result in a sortable floating point number in the... Agent: Kenyon & Kenyon LLP
20100299380 - Digital signal processing: A digital signal processor for interpolating a gain (coefficient) to be applied to a digital signal, the processor including: first memory means for storing a target gain coefficient; second memory means for storing a current gain coefficient; response determining means for determining an output gain coefficient based on the target... Agent: Sheehan Phinney Bass & Green, PA C/o Peter Nieves
20100299381 - Algorithm for the adaptive infinite impulse response filter: A new method to adjust the parameters of an adaptive Infinite Impulse Response (IIR) filter is suggested. The method adjusts the set of parameters of the pole polynomial of the filter. The parameters of the zero polynomial are calculated from the parameters of the pole polynomial. For efficiency, the pole... Agent: Ky Vu
20100299382 - Arithmetic circuit and power saving method: An arithmetic circuit includes a rearranging unit that rearranges input signals sequentially inputted to the rearranging unit, so that current input signals do not change from immediately previous input signals, and an arithmetic processing unit that performs an arithmetic process on the rearranged input signals rearranged by the rearranging unit.... Agent: Staas & Halsey LLP
20100299383 - Pipelined fft circuit and transform method thereof: A pipelined FFT circuit used for processing a sequential input data with a set of N samples comprises a data division unit, a data-preprocessing unit and M sets of data computation unit. The data division unit is used for dividing the sequential input data into a first input data stream... Agent: Muncy, Geissler, Olds & Lowe, PLLC11/18/2010 > patent applications in patent subcategories. recently filed with US Patent Office
20100293211 - Apparatus and method for generating mean value: There is provided an apparatus for generating a mean value of N-bit input data in M-bit operations (M and N are integers, and M is greater than N) by dividing a total sum of the input data by number of times the data are input, including a ROM (Read Only... Agent: Lahive & Cockfield, LLP Floor 30, Suite 3000
20100293212 - Barrel shifter: A barrel shifter receiving N symbols, arranged n2 distinct groups of n1 symbols, applying a circular shift to the N symbols. The barrel shifter comprises n2 first barrel shifters, each applying a first circular shift to one of the groups of n1 symbols; a rearrangement module receiving the N symbols... Agent: Stmicroelectronics Inc. C/o Wolf, Greenfield & Sacks, P.C.
20100293210 - Software implementation of matrix inversion in a wireless communication system: A digital signal processor is provided in a wireless communication device, wherein the processor comprises a vector unit, first and second registers coupled to and accessible by the vector unit; and an instruction set configured to perform matrix inversion of a matrix of channel values by coordinate rotation digital computer... Agent: Barnes & Thornburg LLP
20100293213 - Method and apparatus for approximating a function: Embodiments described herein provide techniques for computing an approximation of a function. These embodiments provide an iterative method that avoids the computation of the normal matrix and/or the coefficients, as is typical in the prior art. (See diagram 600, for example.) The iterative method works on the functions directly. At... Agent: Alcatel-lucent Usa Inc. Docket Administrator
20100293214 - Method and system for finite impulse response (fir) digital filtering: A method for finite impulse response (FIR) digital filtering is provided that includes generating a frequency domain sample block from an input sample block of length L, adding the computed frequency domain sample block to a reverse time-ordered set of previously generated frequency domain sample blocks as a newest frequency... Agent: Texas Instruments Incorporated
20100293215 - Determination of sine wave period: An object ranging system operates by transmitting pulses derived from a frequency-swept signal and determining the beat frequency of a combination of the frequency-swept signal and its reflection from an object. To determine the range of close objects the beat frequency is determined in the time domain by integrating samples... Agent: Birch Stewart Kolasch & Birch
20100293216 - Modular multiplier apparatus with reduced critical path of arithmetic operation and method of reducing the critical path of arithmetic operation in arithmetic operation apparatus: Provided are a modular multiplier apparatus in which a value of a long path carry (LPC) is predicted to reduce a critical path of an arithmetic operation of Montgomery modular multiplication, and a method of reducing the critical path of the arithmetic operation. The modular multiplier apparatus for obtaining a... Agent: Mills & Onello LLP11/11/2010 > patent applications in patent subcategories. recently filed with US Patent Office
20100287224 - Pseudo-random bit sequence generator: The present invention discloses a pseudo-random bit sequence (PRBS) generator which outputs the entire datapath, or entire pseudo-random bit sequence, over one single clock cycle. This is accomplished by removing redundancy, or any redundant exclusive-or gates from linear feedback shift registers; using logic to identify the critical path and optimal... Agent: Avalon Microelectronics, Inc. Attn: Intellectual Property
20100287225 - Random number generation and management method, and device: The present invention relates to a method and device for generating and managing shorter random number series, such as ID and password, in which, for the given N bits binary series R and K dimensions multi-dimensional coordinate information i (i1, . . . , ik, . . . , iK),... Agent: Kamrath & Associates P.A.11/04/2010 > patent applications in patent subcategories. recently filed with US Patent Office
20100281086 - Efficient decision method for real non-linear arithmetic constraints: A system and method for solving a decision problem having Boolean combinations of linear and non-linear operations includes translating the non-linear real operations using a COordinate Rotation DIgital Computer (CORDIC) method programmed on a computer device into linear operations maintaining a given accuracy. Linear and translated linear operations are combined... Agent: Nec Laboratories America, Inc.
20100281087 - Approximate srt division method: The invention relates to a program storage device readable by a machine, tangibly embodying a program of instructions executable by a specific semiconductor-based computational device situated in the machine to perform the steps of a partial SRT (PSRT) division of a dividend X by a divisor D to obtain a... Agent: Milstein Zhang & Wu LLC
20100281088 - Integrated true random number generator: A true random number generator (TRNG) in an integrated circuit comprises a plurality of independent ring oscillators with multiple output taps combined into enhanced outputs, a plurality of delay lines, a combiner-sampler and a source of a clock signal. Some embodiments provide a TRNG that is resettable, allowing one or... Agent: Thomas Swenson
20100281089 - Signal mapping: A circuit includes a signal processing circuit for accepting an input and for generating a set of outputs. The input is provided in an input range that has a set of representative values, and each output represents a measure of an association of the input with one or more of... Agent: Occhiuti Rohlicek & Tsao, LLP
20100281090 - Methods or structures for reconstruction of substantially uniform samples from substantially nonuniform samples: Briefly, embodiments of methods or structures for reconstruction of uniform digital signal sample values from nonuniform digital signal sample values are disclosed... Agent: Berkeley Law & Technology Group, LLP
20100281091 - Similar text search method, similar text search system, and similar text search program: The similar sentence search system which ensures sufficient search accuracy in a search for similar sentences includes a similarity calculation unit, an example sentence storage unit which stores example sentences and a similarity storage unit which stores similarities. The similarity calculation unit includes an input string storage unit which stores... Agent: Foley And Lardner LLP Suite 500
20100281092 - Standard cell for arithmetic logic unit and chip card controller: A masked ALU cell for a certain bit position p is provided. The cell comprises a base unit operable to generate a masked inverted carry out bit co*_n and an inverted masked sum bit s*_n based on a first masked output a*, a second masked output b*, and a re-masked... Agent: Infineon Technologies Ag Patent DepartmentPrevious industry: Data processing: database and file management or data structures
Next industry: Electrical computers and digital processing systems: multicomputer data transferring or plural processor synchronization
RSS FEED for 20130516:
Integrate FreshPatents.com into your RSS reader/aggregator or website to track weekly updates.
For more info, read this article.
Thank you for viewing Electrical computers: arithmetic processing and calculating patents on the FreshPatents.com website. These are patent applications which have been filed in the United States. There are a variety ways to browse Electrical computers: arithmetic processing and calculating patent applications on our website including browsing by date, agent, inventor, and industry. If you are interested in receiving occasional emails regarding Electrical computers: arithmetic processing and calculating patents we recommend signing up for free keyword monitoring by email.
FreshPatents.com Support - Terms & Conditions
Results in 0.28175 seconds