| Electrical computers: arithmetic processing and calculating patents - Monitor Patents |
|
|
|
USPTO Class 708 | Browse by Industry: Previous - Next | All 02/2008 | Recent | 08: Jul | Jun | May | Apr | Mar | Feb | Jan | | 07: Dec | Nov | Oct | Sep | Aug | Jul | Jun | May | Apr | Mar | Feb | Jan | | 06: Dec | Nov | Oct | Sep | Aug | Jul | Jun | May | Apr | Mar | Feb | Jan | Electrical computers: arithmetic processing and calculating inventions 02/08Recently published patent applications awaiting approval from the USPTO. Recent week's RSS XML file available below.Listing format for abstract view: USPTO application #, Title, Abstract excerpt,Patent Agent. Listing format for list view: USPTO National Class full category number, title of the patent application. 02/28/2008 > patent applications in patent subcategories. 20080052333 - Electrocardiograph and blood pressure signals simulator: System, methods, and apparatuses produce simulated human physiological waveforms such as electrocardiograph (ECG) and blood pressure signals where the microcontroller and/or digital-to-analog converters may be switched to a lower power-consuming state by programmable instructions and switched on in response to a programmable sleep timer.... Agent: Michael Blaine Brooks, P.C. 20080052334 - Original data producing method and original data producing program: A two-dimensional transmission cross coefficient is obtained based on a function representing a light intensity distribution formed by an illumination apparatus on a pupil plane of the projection optical system and a pupil function of the projection optical system. Based on the two-dimensional transmission cross coefficient and data of a... Agent: Canon U.s.a. Inc. Intellectual Property Division 20080052335 - Systems and methods for time domain to frequency domain conversion using frequency shifting: A method for time domain to frequency domain conversion is described. Time-domain input data is obtained. The input data is converted from the time domain to the frequency domain to provide frequency-domain data. Frequency-shifted time-domain data is produced. The frequency shifted time-domain data is converted from the time domain to... Agent: Matthew D. Rabdau Tektronix, Inc. 20080052336 - Method and apparatus for providing fft-based signal processing with reduced latency: An approach is provided for reducing latency in fast Fourier transformation (FFT) related systems, such as orthogonal frequency division multiplexing (OFDM) systems. In a first processing direction, an interleaving processing is performed to obtain an interleaved data sequence which is then subjected to an inverse fast Fourier transformation processing, wherein... Agent: Ditthavong Mori & Steiner, P.C. 20080052337 - Technique and program code constituting use of local-global solution (logos) modes for sparse direct representations of wave-like phenomena: A technique for implementation employing a computerized device and associated computer executable program code, for obtaining a direct solution of a linear system of equations, comprising a unique routine. The method can be employed for characterizing wave phenomena—of the electromagnetic and acoustic type—to aid in the design of a structure... Agent: Jean M. Macheledt 20080052338 - Increased precision in the computation of a reciprocal square root: A method and arrangements for increased precision in the computation of a reciprocal square root is disclosed. In accordance with the present invention, it is possible to achieve fifty three (53) bits of precision in less processing time than previously possible.... Agent: Ference & Associates LLC 20080052339 - Circuit and method for comparing values: A circuit and a method of examining in a microprocessor a section of a first range of values and a second range of values each comprising a lower boundary value and an upper boundary value is disclosed. The method includes examining whether a value of the first range of values... Agent: Dicke, Billig & Czaja 02/21/2008 > patent applications in patent subcategories.20080046490 - Intelligent sticky notes: A user interface is described which includes electrical connections arranged in a pattern on a writing surface. An input is made by a user by drawing lines on the writing surface using a pencil or pen with conductive ink so as to electrically connect together two or more of the... Agent: Lee & Hayes PLLC 20080046491 - Configurable unit conversion systems and methods thereof: A unit conversion system configuration method includes the following steps. The unit conversion system includes a unit converter converting a unit to another unit utilizing a repository of unit conversion information in the system. The system receives new conversion information in a message transferred thereto. The new conversion information is... Agent: Thomas, Kayden, Horstemeyer & Risley, LLP 20080046492 - Rfid reader systems with digital rate conversion: Fractional delay based digital rate conversion is employed for timing recovery from RFID tag responses at an RFID reader. Signal received from the tag is asynchronously sampled and interpolated. A desired time variant fractional delay coefficient is computed based on the interpolation and time offset is adjusted such that an... Agent: Merchant & Gould P.C. 20080046493 - Method and system for data security: A method, system and apparatus that advantageously provide a security protocol for data security. The apparatus includes a random number generator for generating random numbers and a share calculator in communication with the random number generator, the share calculator processes the data to generate one or more encoded data shares... Agent: Christopher & Weisberg, P.A. 20080046494 - Digital signal-processing structure and methodology featuring engine-instantiated, wave-digital-filter componentry, and fabrication thereof: Digital signal-processing structure and methodology which feature a time-slice-based digital fabricating engine, and software operating structure operatively associated with that engine structured to operate the engine in a time-slice-based fabrication mode wherein the engine, in a time-differentiated and instantiating manner, functions to fabricate a time-succession of individual, composite wave digital... Agent: Robert D. Varitz, P.C. 20080046495 - Multi-stage floating-point accumulator: A multi-stage floating-point accumulator includes at least two stages and is capable of operating at higher speed. In one design, the floating-point accumulator includes first and second stages. The first stage includes three operand alignment units, two multiplexers, and three latches. The three operand alignment units operate on a current... Agent: Qualcomm Incorporated 20080046496 - Multi-functional keyboard on touch screen: A touch screen has a keyboard which has several areas of keys. Each area is sizable, including enlarging and shrinking, and movable. Because the sizes of the keys areas are controllable, the keyboard does not occupy the whole screen and the areas are not too small to clearly see the... Agent: Troxell Law Office PLLC 20080046497 - Systems and methods for implementing a double precision arithmetic memory architecture: Systems and methods for a memory structure are described for increasing the throughput of double precision operations. Broadly, the present invention utilizes a novel memory system to process double precision data in a single memory access. In accordance with one embodiment, a method for increasing throughput of arithmetic operations on... Agent: Thomas, Kayden, Horstemeyer & Risley, LLP 20080046498 - Carry-select adder structure and method to generate orthogonal signal levels: A Carry-Select Adder structure comprising a carry generation network and a multiplexer to select a particular pre-calculatad sum of a bit-group via orthogonal signal levels of a Hot-Carry signal provided by said carry generation network (21), wherein in order to provide orthogonal signal levels of said Hot-Carry signal, the carry... Agent: International Business Machines Corporation 02/14/2008 > patent applications in patent subcategories.20080040409 - Arithmetic program conversion apparatus, arithmetic program conversion program and arithmetic program conversion method: An arithmetic program conversion apparatus, an arithmetic program conversion program and an arithmetic program conversion method that can convert the floating-point arithmetic of an arithmetic program into a fixed-point arithmetic without degrading the accuracy. The apparatus comprises a profile section that uses as object variables the floating-point type variables of... Agent: Staas & Halsey LLP 20080040408 - Temperature sampling in electronic devices: In some embodiments, an apparatus may comprise one or more memory modules, a memory controller, a communication bus to couple the one or more memory modules to the memory controller, and logic to detect a quiesce signal in one or more memory modules, initiate, in response to the quiesce signal,... Agent: Caven & Aghevli LLC C/o Intellevate 20080040410 - High-speed, true random-number generator: The present invention produces strings of true random numbers, extracted from field emission of electrons from nano-size emitters (NSE). Electrons may be produced in a miniature, three-electrode vacuum element that consists of a NSE emitter attached to the cathode surface, a close proximity gate electrode and an accelerating electrode (anode).... Agent: Dekel Patent Ltd., David Klein 20080040411 - Methods and apparatus for motion search refinement in a simd array processor: Various approaches for motion search refinement in a processing element are discussed. A k/2+L+k/2 register stores an expanded row of an L×L macro block. A k-tap filter horizontally interpolates over the expanded row generating horizontal interpolation, results. A transpose storage unit stores the interpolated results generated by the k-tap filter... Agent: Gerald G. Pechanek 20080040412 - Ifft processing in wireless communications: Techniques for perforating IFFT pipelining are described. In some aspects, the pipelining is achieved with a processing system having a memory with a first, second and third sections, an encoder configured to process data in each of the first, second and third memory sections in a round robin fashion, an... Agent: Qualcomm Incorporated 20080040413 - Ifft processing in wireless communications: Techniques for performing IFFT pipelining are described. In some aspects, the pipelining is achieved with a processing system having a memory having first and second sections, an encoder configured to process data in each of the first and second memory sections, an IFFT configured to process the encoded data in... Agent: Qualcomm Incorporated 20080040414 - Standard cell for arithmetic logic unit and chip card controller: A cell for an arithmetic logic unit includes a first input; a second input; a carry-in input; a first control input and a second control input; and a circuit connected to the first input, the second input, the carry-in input, the first control input, and the second control input. The... Agent: Davidson, Davidson & Kappel, LLC 20080040415 - Raid environment incorporating hardware-based finite field multiplier for on-the-fly xor: A hardware-based finite field multiplier is used to scale incoming data from a disk drive and XOR the scaled data with the contents of a working buffer when performing resync, rebuild and other exposed mode read operations in a RAID or other disk array environment. As a result, RAID designs... Agent: Wood, Herron & Evans, L.L.P. (ibm) 20080040416 - Raid environment incorporating hardware-based finite field multiplier for on-the-fly xor: A hardware-based finite field multiplier is used to scale incoming data from a disk drive and XOR the scaled data with the contents of a working buffer when performing resync, rebuild and other exposed mode read operations in a RAID or other disk array environment. As a result, RAID designs... Agent: Wood, Herron & Evans, L.L.P. (ibm) 02/07/2008 > patent applications in patent subcategories.20080034023 - Contact geometry calculation device, contact geometry calculation method, and computer program product: A contact geometry calculation device includes means for decomposing each object into a group of convex segments or inputting information of the object decomposed into a group of convex segments, means for detecting a convex segment in a colliding condition or a contact condition between the objects colliding or osculating... Agent: Finnegan, Henderson, Farabow, Garrett & Dunner LLP 20080034024 - Method and signal processing device to provide one or more fractional delay lines: Embodiments of a signal processing system, a method, and fractionally modulated digital delay lines are generally described herein. Other embodiments may be described and claimed. In some embodiments, a fractional address is generated by adding a delay value to a fractional offset value, and input sample values are interpolated based... Agent: Schwegman, Lundberg & Woessner/creative Labs 20080034025 - Method for development of independent multivariate calibration models: A method is provided for development of independent multivariate calibration models used for determination of secondary properties of a sample based on results of measurements of plurality of primary properties of the sample on target instrument. The method allows development of an independent calibration model for the target instrument regarding... Agent: Walker & Jocke, L.p.a. 20080034026 - Method for improving computation precision in fast fourier transform: A method for improving precision in FFT calculations. For each iteration in an FFT implementation, a constant normalization multiplier is inserted such that the dynamic ranges of the input and output are the same. The final FFT output is multiplied by a constant normalization factor given by the number of... Agent: Weingarten, Schurgin, Gagnebin & Lebovici LLP 20080034027 - Method for reducing round-off error in fixed-point arithmetic: Round-off error in fixed-point arithmetic is minimized by changing the magnitudes of two multipliers simultaneously. The dynamic range of an intermediate output is thus maximized to increase computation precision. A much smaller round-off error, caused by fixed-point arithmetic, thus results.... Agent: Weingarten, Schurgin, Gagnebin & Lebovici LLP Previous industry: Data processing: database and file management or data structuresNext industry: Electrical computers and digital processing systems: multicomputer data transferring or plural processor synchronization ###### RSS FEED for 20080828: Integrate FreshPatents.com into your RSS reader/aggregator or website to track weekly updates. For more info, read this article. ###### Thank you for viewing Electrical computers: arithmetic processing and calculating patents on the FreshPatents.com website. These are patent applications which have been filed in the United States. There are a variety ways to browse Electrical computers: arithmetic processing and calculating patent applications on our website including browsing by date, agent, inventor, and industry. If you are interested in receiving occasional emails regarding Electrical computers: arithmetic processing and calculating patents we recommend signing up for free keyword monitoring by email. ### FreshPatents.com Support Results in 0.66423 seconds |