FREE patent keyword monitoring and additional FREE benefits. /images/triangleright (1K) REGISTER now for FREE triangleleft (1K)
Fresh Patents freshpatentsnav7_icons (5K)
browse patent apps by agents browse patent apps by inventors browse patent apps by industry browse patents by location monitor patent applications
    




USPTO Class 708  |  Browse by Industry: Previous - Next | All     monitor keywords
09/2006 | Recent  |  08: Sep | Aug | Jul | Jun | May | Apr | Mar | Feb | Jan |  | 07: Dec  | Nov | Oct | Sep | Aug | Jul | Jun | May | Apr | Mar | Feb | Jan |  | 06: Dec | Nov | Oct | Sep | Aug | Jul | Jun | May | Apr | Mar | Feb | Jan | 

Electrical computers: arithmetic processing and calculating inventions 09/06

Recently published patent applications awaiting approval from the USPTO. Recent week's RSS XML file available below.
Listing format for abstract view: USPTO application #, Title, Abstract excerpt,Patent Agent. Listing format for list view: USPTO National Class full category number, title of the patent application.

   09/21/2006 > 9 patent applications in 4 patent subcategories.

20060212499 - Digital signal processing block having a wide multiplexer: A digital signal processing block having: 1) a first digital signal processing element including: a first multiplexer of a first plurality of multiplexers, the first multiplexer selecting between a first data input and a first zero constant input; and a first arithmetic unit coupled to the first plurality of multiplexers,...

20060212498 - Electric device having calculation anomaly diagnosis function: An electric device having calculation anomaly diagnosis function includes: a microcomputer for executing a calculation routine repeatedly by a predetermined times; and a calculation anomaly diagnosis circuit for detecting calculation anomaly of the microcomputer. The microcomputer includes: a central processing unit; a memory; an input/output interface; and a bus. The...

20060212500 - Exponent encoder circuit and mask circuit: In order to provide an exponent encoder circuit for obtaining an exponent constituted by a left shift amount for normalizing input data with code bits, there is provided a first logic circuit for inverting data portions other than code bits and shifting the code bits to least significant bit positions...

20060212502 - Method and apparatus for implementing digital filters: In one embodiment, the present invention discloses an apparatus and method for providing efficient implementations of Finite Impulse Response (FIR) digital filters. Specifically, a result from a FIR digital filter can be efficiently computed by using an AVG operation or instruction in conjunction with one or more other operations. The...

20060212503 - Multi-channel sample rate conversion method: A sampling-rate conversion method receives N input channels which have been digitized at an input sampling rate, and converts the sampling rate of each input channel to produce N output channels at an output sampling rate. The method comprises computing a common FIR interpolating function which depends upon the input...

20060212501 - Sinusoid selection in audio encoding: A method of encoding (1) an audio signal (x(t)) by representing (12) at least part of the audio signal by a plurality of sinusoids, the method comprising the steps of performing an analysis on a first segment of said audio signal, selecting candidate sinusoids based on said analysis, determining for...

20060212504 - Multi-level soft detector/quantizer: An analog electronic circuit is proposed that e.g. computes the symbol likelihoods for PAM or QAM signal constellations. The circuit has at least one set of M transistors connected to a common current source. A multiplier/adder generates the voltages to be applied to the transistors from a value y and...

20060212505 - Low power array multiplier: An array multiplier comprises a partial product array including a plurality of array elements and a final carry propagate adder. Operands smaller than a corresponding dimension of the partial product array are shifted toward the most significant row or column of the array to reduce the number of array elements...

20060212506 - Scalar multiplication apparatus and method: Example embodiments of the present invention provide a scalar multiplication apparatus and method for a Different Faults Analysis (DFA) countermeasure. The scalar multiplication apparatus and method may include a first encryptor, a second encryptor, a first logic circuit and a logic circuit. The first encryptor may generate a first output...

  
09/14/2006 > 10 patent applications in 8 patent subcategories.

20060206548 - Comparator unit for comparing values of floating point operands: A floating point comparator circuit for comparing a plurality of floating point operands includes a plurality of analysis circuits, one for each of the floating point operands, configured to determine a format of each of the floating point operands based upon floating point status information encoded within each of the...

20060206549 - Video signal switching apparatus and control method therefor: The present invention is directed to a video signal switching apparatus having editing function to select an arbitrary video signal from plural video signals or carry out synthesis thereof, which allows an operation unit to be of modular configuration every respective functions to electrically connect adjacent modules of panel modules...

20060206550 - Signal measuring/analyzing apparatus and signal measuring/analyzing method: A data converting unit of a signal measuring apparatus converts an input signal into digital data having a predetermined number of bits at clocks generated in a predetermined cycle ts, and performs squared detection of the digital data to output the resultant data as phase-detected data. An exponent-mantissa separator receives...

20060206551 - Frequency converter and methods of use thereof: An all-digital frequency conversion apparatus is provided that achieves frequency conversion using a simple phase detector and integer and fractional phase feedback information from a digital oscillator output. In an embodiment, a target phase accumulator unit generates a target phase signal to the phase detector unit. The target phase accumulator...

20060206552 - Method of ofdm transmission in a millimetre-wave wland and corresponding system: A method of managing an OFDM transmission system, for instance a millimetre-wave WLAN, wherein a plurality of sets of samples including at least one set (X1, X2, . . . XN) of generally non-zero samples is subject to an integral transform transmitted in the integral-transformed format and subject to a...

20060206553 - Apparatus, methods, and computer program products for reducing the number of computations and number of required stored values for information processing methods: Apparatus, methods, and computer program products are provided for generating a second set of equations requiring reduced numbers of computations from a first set of general equations, wherein each general equation defines coefficients in terms of a set of samples and a plurality of functions having respective values. A first...

20060206554 - Computing modular polynomials modulo large primes: Systems and methods for computing modular polynomials modulo large primes are described. In one aspect, the systems and methods generate 1-isogenous elliptic curves. A modular polynomial modulo a large prime p is then computed as a function of 1-isogenous elliptic curves modulo p....

20060206555 - Operation circuit and operation control method thereof: A product-sum operation circuit includes a pulse width/digital conversion circuit (9) which converts a pulse signal having a pulse width representing an operand value into a digital signal, a sorting circuit (4) which outputs, in descending or ascending order of magnitude, a plurality of operand values Xi converted into digital...

20060206557 - Arithmetic logic unit circuit: An Arithmetic Logic Unit that includes first multiplexers coupled to a first adder, the first multiplexers controlled by a first opcode register; second multiplexers receiving input from the first adder and coupled to a second adder; and a second opcode register for controlling one or more of the second multiplexers,...

20060206556 - Data processing apparatus and method for performing floating point addition: A data processing apparatus and method are provided for adding n-bit significands of first and second floating point operands to produce an n-bit result. The data processing apparatus comprises determination logic for determining which of the first and second floating point operands is the larger operand. First adder logic is...

  
09/07/2006 > 5 patent applications in 5 patent subcategories.

20060200510 - Precision cordic processor: A CORDIC angle calculator for a baseband IC receiver incorporates a CORDIC algorithm calculating processor with an input scaling means receiving input data, scaling the input data and providing it to the CORDIC processor. An output scaling means receives output data from the CORDIC processor and rescales the output data...

20060200511 - Channel equalizer and method of equalizing a channel: A channel equalizer and a method of equalizing a channel. The channel equalizer includes a filter unit to filter an input training sequence signal and an input data signal according to a tap coefficient, a first multiplexer to calculate a priori error of each of the training sequence signal and...

20060200512 - Signal generator provided with license control function and license control method thereof: A signal generator has a signal creating and supplying unit which creates a test signal to be transmitted to a measurement object and a license management unit which manages a license of waveform data for use in creating the test signal by the signal creating and supplying unit. The license...

20060200513 - Fast fourier transform processor and method capable of reducing size of memories: A fast Fourier transform (FFT) processor performs an FFT operation in each operation stage by carrying out a radix-2 butterfly operation two times every clock cycle on a plurality of N-point data pairs stored in two single port memories, which are classified into two groups according to the respective parity...

20060200514 - Apparatus and method for calculating a representation of a result operand: An apparatus for calculating a representation of a result operand of the non-linear logical operation between a first operand and a second operand includes a first logic gate and a second logic gate. Each operand is represented by two auxiliary operands, which, when linearly combined together result in the respective...

  
09/07/2006 > 5 patent applications in 5 patent subcategories.

20060200510 - Precision cordic processor: A CORDIC angle calculator for a baseband IC receiver incorporates a CORDIC algorithm calculating processor with an input scaling means receiving input data, scaling the input data and providing it to the CORDIC processor. An output scaling means receives output data from the CORDIC processor and rescales the output data...

20060200511 - Channel equalizer and method of equalizing a channel: A channel equalizer and a method of equalizing a channel. The channel equalizer includes a filter unit to filter an input training sequence signal and an input data signal according to a tap coefficient, a first multiplexer to calculate a priori error of each of the training sequence signal and...

20060200512 - Signal generator provided with license control function and license control method thereof: A signal generator has a signal creating and supplying unit which creates a test signal to be transmitted to a measurement object and a license management unit which manages a license of waveform data for use in creating the test signal by the signal creating and supplying unit. The license...

20060200513 - Fast fourier transform processor and method capable of reducing size of memories: A fast Fourier transform (FFT) processor performs an FFT operation in each operation stage by carrying out a radix-2 butterfly operation two times every clock cycle on a plurality of N-point data pairs stored in two single port memories, which are classified into two groups according to the respective parity...

20060200514 - Apparatus and method for calculating a representation of a result operand: An apparatus for calculating a representation of a result operand of the non-linear logical operation between a first operand and a second operand includes a first logic gate and a second logic gate. Each operand is represented by two auxiliary operands, which, when linearly combined together result in the respective...

Previous industry: Data processing: database and file management or data structures
Next industry: Electrical computers and digital processing systems: multicomputer data transferring or plural processor synchronization


######

RSS FEED for 20081009: - PDF
Integrate FreshPatents.com into your RSS reader/aggregator or website to track weekly updates.
For more info, read this article.

######

Thank you for viewing Electrical computers: arithmetic processing and calculating patents on the FreshPatents.com website. These are patent applications which have been filed in the United States. There are a variety ways to browse Electrical computers: arithmetic processing and calculating patent applications on our website including browsing by date, agent, inventor, and industry. If you are interested in receiving occasional emails regarding Electrical computers: arithmetic processing and calculating patents we recommend signing up for free keyword monitoring by email.



###

FreshPatents.com Support

Results in 5.68537 seconds

filepatents (1K)

* Easy, fast online form
* Protect your Inventions
* US Patent Office filing



- - - - - - - - - - - - - - - - - - - - - -

filetrademarks (1K)

* Fast online form
* Protect your Name/Design
* US Government filing



- - - - - - - - - - - - - - - - - - - - - -

filellc (1K)
* Easy online form
* Protect Liability
* Fed/State Government filing



- - - - - - - - - - - - - - - - - - - - - -