| Driving circuit for display device -> Monitor Keywords |
|
|
  Driving circuit for display deviceUSPTO Application #: 20080024344Title: Driving circuit for display device Abstract: A driving circuit for a display device includes a first trigger signal generating stage, a second trigger signal generating stage, . . . , and an n-th trigger signal generating stage, where n is an integer larger than 0. The i-th shift register performs a tri-state inversion on an input signal of the i-th trigger signal generating stage to obtain an i-th tri-state inversion signal, and then performs the tri-state inversion on the i-th tri-state inversion signal to obtain an input signal of the (i+1)-th trigger signal generating stage. The i-th logic gate generates an i-th logic signal according to the i-th tri-state inversion signal and the input signal of the (i+1)-th trigger signal generating stage. The (i−1)-th trigger signal generating stage generates an (i−1)-th trigger signal generating signal according to the i-th logic signal. (end of abstract)
Agent: Jianq Chyun Intellectual Property Office - Taipei, om Inventors: Cheng-Hung Tsai, Chun-Yao Huang, He-Cheng Chen USPTO Applicaton #: 20080024344 - Class: 341155 (USPTO) The Patent Description & Claims data below is from USPTO Patent Application 20080024344. Brief Patent Description - Full Patent Description - Patent Application Claims
BACKGROUND OF THE INVENTION [0001]1. Field of Invention [0002]The present invention relates to a driving circuit for a display device. More particularly, the present invention relates to a driving circuit for a display device without need for an output enable signal, thus saving energy consumption. [0003]2. Description of Related Art [0004]Conventional driving circuit for a display device comprises a gate driver and a source driver. Both the gate driver and the source driver comprise a trigger signal generating circuit. In the gate driver, the trigger signal generating circuit, such as, used as a scanning circuit, is used to generate a gate on/off signal for controlling the on/off of pixels. Whereas, in the source driver, the trigger signal generating circuit is used as a shift register for generating a plurality of trigger signals for triggering a data latch. [0005]Conventional scanning circuits perform a logic (AND) operation on a signal generated by a shift register and an output enable signal OE to achieve the effect of separating scanning signals of two neighboring scanning stages of the scanning circuit, thus avoiding display errors caused by neighboring scanning signal lines being turned on simultaneously. The circuits of each scanning stage of a conventional scanning circuit are shown in FIG. 1. [0006]FIG. 1 is a circuit diagram of each scanning stage of the conventional scanning circuit. Referring to FIG. 1, the circuit includes a first tri-state inverter 101, a first inverter 102, a second tri-state inverter 103, a third tri-state inverter 104, a second inverter 105, a fourth tri-state inverter 106, an NAND gate 107, and a third inverter 108. Each tri-state inverter has a clock input end and an inversion clock input end. [0007]The first tri-state inverter 101 receives an input signal IN generated by the previous scanning stage (however, the input signal IN of the first scanning stage is an external input signal input from the outside of the scanning circuit) and performs a tri-state inversion on the input signal according to a clock signal CK and an inversion clock signal CKB and then outputs it. The inversion clock signal CKB is obtained by inverting the clock signal CK. The actions of the tri-state inversion are described as follows. If the input signal IN is logic 1 (i.e., high potential) and the clock signal CK is also logic 1 at this time, the first tri-state inverter 101 inverts the input signal IN to be logic 0 (i.e., low potential). However, if the clock signal CK is logic 0 at this time, the first tri-state inverter 101 keeps the input signal IN to be logic 1. If the input signal IN is logic 0 and the clock signal CK is also logic 0 at this time, the first tri-state inverter 101 inverts the input signal IN to be logic 1. However, if the clock signal CK is logic 1 at this time, the first tri-state inverter 101 keeps the input signal IN to be logic 0. The true value of the tri-state inversion is described as follows. TABLE-US-00001 Input Signal IN Clock Signal CK Output Signal of Tri-State Inverter 0 0 1 0 1 0 1 0 1 1 1 0 The actions of the tri-state inversion in the following refer to the action of the first tri-state inverter 101 as shown in FIG. 1 and will not be described again. [0008]The first inverter 102 receives an output of the first tri-state inverter 101, performs an inversion on the output of the first tri-state inverter 101, and then outputs it. The second tri-state inverter 103 performs the tri-state inversion on the output of the first inverter 102 according to the clock signal CK and the inversion clock signal CKB and then outputs it. An output of the second tri-state inverter 103 is also fed back to the input of the first inverter 102. The third tri-state inverter 104 performs the tri-state inversion on the output of the second tri-state inverter 103 according to the clock signal CK and the inversion clock signal CKB and then outputs it. The second inverter 105 receives the output of the third tri-state inverter 104, performs the inversion on the output of the third tri-state inverter 104, and then outputs it. The fourth tri-state inverter 106 also performs the tri-state inversion on the output of the second inverter 105 according to the clock signal CK and the inversion clock signal CKB. The output of the fourth tri-state inverter 106 is also fed back to the input of the second inverter 105. The output signal of the fourth tri-state inverter 106 is the input signal of next scanning stage. [0009]Then, a logic operation is performed on the output of the second inverter 105 and the output enable signal OE by the NAND gate 107 and the third inverter 108, so as to generate a scanning signal OUTPUT1. The scanning signal OUTPUT1 is the signal generated by the first scanning stage and is used for the display unit (pixel) in the driving panel. Thus, scanning signals OUTPUT1-OUTPUTN not being overlapped one another can be obtained. The scanning signal OUTPUTN represents the scanning signal generated by the n-th scanning stage. The relation between the output enable signal OE and the scanning signal output by each scanning stage is illustrated by the use of the scanning signals output by five continuous scanning stages, as shown in FIG. 2. [0010]FIG. 2 shows waveforms of the scanning signals output by five continuous scanning stages of the conventional scanning circuit. Referring to FIG. 2, IN as shown in FIG. 2, indicates an external input signal; CK indicates a clock signal; OE indicates an output enable signal; and OUTPUT1-OUTPUT5 indicates the scanning signals output by the first scanning stage, the second scanning stage, . . . , and the fifth scanning stage. It can be known from the FIG. 2 that after the pulse (201, as shown in FIG. 2) of the external input signal IN is input into the scanning circuit, the time difference between every two scanning signals (202 and 203, as shown in FIG. 2) in the scanning signals OUTPUT1-OUTPUT5 output by the first scanning stage, the second scanning stage, . . . , and the fifth scanning stage, is equal to the time difference between two pulses of the output enable signal OE (204 and 205, as shown in FIG. 2). The relationship among the pulses 202, 203, 204, and 205 is indicated by two dot lines (206 and 207, as shown in FIG. 2). Moreover, the pulse width of each scanning signal is also equal to the pulse width of the output enable signal OE. The pulse 208 and pulse 201 are the pulse of the external input signal IN. [0011]However, it can be known from the FIG. 2 that the output enable signal OE are required to prevent the neighboring scanning signals from being overlapped according to the conventional technology, thus causing additional power consumption. SUMMARY OF THE INVENTION [0012]The object of the present invention is to provide a driving circuit for a display device without need for an output enable signal, which achieves the effect of separating neighboring trigger signals. [0013]In order to achieve the above and other objects, the present invention provides a driving circuit for a display device, wherein an i-th trigger signal generating stage (i is an integer between 1 and n) includes an i-th shift register and an i-th logic gate. The i-th shift register performs the tri-state inversion on an input signal of the i-th trigger signal generating stage generated by the (i-1)-th trigger signal generating stage to obtain an i-th tri-state inversion signal, then performs the tri-state inversion on the i-th tri-state inversion signal to obtain an input signal of the (i+1)-th trigger signal generating stage. The i-th logic gate generates an i-th logic signal according to the i-th tri-state inversion signal and the input signal of the (i+1)-th trigger signal generating stage. The (i-1)-th trigger signal generating stage generates an (i-1)-th scanning signal according to the i-th logic signal. [0014]According to the preferred embodiment of the present invention, each i-th logic gate of the above scanning circuit includes a first transistor, a second transistor, a third transistor, a fourth transistor, a fifth transistor, a sixth transistor, a seventh transistor, and an eighth transistor. [0015]The first transistor is electrically connected to a voltage source, and determines an on/off state according to the i-th tri-state inversion signal. The second transistor is electrically connected to the first transistor, and determines the on/off state according to the input signal of the (i+1)-th trigger signal generating stage. The third transistor is electrically connected to the second transistor, and determines the on/off state according to the i-th tri-state inversion signal. The fourth transistor is electrically connected between the third transistor and the ground end, and determines the on/off state according to an inversion signal of the input signal of the (i+1)-th trigger signal generating stage. [0016]The fifth transistor is electrically connected to the voltage source, and determines the on/off state according to an inversion signal of the i-th tri-state inversion signal. The sixth transistor is electrically connected to the fifth transistor, and determines the on/off state according to the inversion signal of the input signal of the (i+1)-th trigger signal generating stage. The seventh transistor is electrically connected to the sixth transistor and the second transistor, and determines the on/off state according to the inversion signal of the i-th tri-state inversion signal. The i-th logic signal is output at the point where the seventh transistor, the sixth transistor, the second transistor, and the third transistor are electrically connected one another. The eighth transistor is electrically connected between the seventh transistor and the ground end, and determines the on/off state according to the input signal of the (i+1)-th trigger signal generating stage. [0017]According to the preferred embodiment of the present invention, the i-th trigger signal generating stage of the scanning circuit is fitted with an i-th logic gate. The i-th trigger signal generating stage is used to perform the tri-state inversion on the input signal thereof to obtain the i-th tri-state inversion signal, and perform the tri-state inversion on the i-th tri-state inversion signal to obtain the input signal of the (i+1)-th trigger signal generating stage. The i-th logic gate is used to generate the i-th logic signal according to the i-th tri-state inversion signal generated by the i-th trigger signal generating stage and the inversion signal thereof, and the input signal of the (i+1)-th trigger signal generating stage and the inversion signal thereof. Thus the (i-1)-th trigger signal generating stage is used to generate the (i-1)-th scanning signal according to the i-th logic signal, and the i-th trigger signal generating stage is used to generate the i-th scanning signal according to the (i+1)-th logic signal output by the (i+1)-th trigger signal generating stage and the input signal of the (i+1)-th trigger signal generating stage generated by the i-th trigger signal generating stage. Thus, the scanning circuit of the present invention can achieve the effect of separating the two neighboring trigger signals without need for the output enable signal. [0018]In order to the make aforementioned and other objects, features and advantages of the present invention comprehensible, preferred embodiments accompanied with figures are described in detail below. BRIEF DESCRIPTION OF THE DRAWINGS [0019]FIG. 1 is a circuit diagram of the scanning stages of the conventional scanning circuit. Continue reading... Full patent description for Driving circuit for display device Brief Patent Description - Full Patent Description - Patent Application Claims Click on the above for other options relating to this Driving circuit for display device patent application. Patent Applications in related categories: 20080238752 - Analog-to-digital (ad) converter and analog-to-digital conversion method - An AD converter that operates at high speed and precision of which is disclosed. The AD converter includes an analog-to-digital (AD) conversion part that samples an analog signal according to a sampling clock and converts it into a digital signal, a jitter measuring circuit that measures the jitter of the ... 20080238751 - Digital radio system and method of operation - A digital radio system comprises a mixer and an analog-to-digital converter communicative coupled to the mixer. The mixer generates an intermediate frequency signal based at least in part upon a radio frequency signal and a local oscillator signal, wherein the intermediate frequency signal comprises a signal of interest having a ... 20080238750 - Intelligent power control peripheral - An intelligent power control peripheral (IPCP) may facilitate communications among individual peripherals independent from a digital processor. The IPCP is a “Meta-Peripheral” that may incorporate a configurable inter-peripheral module communications network with digital pulse width modulation (PWM) generators and timing logic therefore, at least one ADC, analog comparators and at ... 20080238749 - Method of compressing waveform data with differential entropy based compression - Waveforms are digitally sampled and compressed for storage in memory. The compression of the data includes generating a truncated entropy encoding map and using the values within the map to obtain good compression. An encoder further sub-selects values to be encoded and values to remain unencoded to provide an overall ... 20080238753 - Pipelined analog-to-digital converter having a power optimized programmable data rate - The present invention is related to a pipelined analog-to-digital converter (ADC) utilizing a power distribution scheme selectively delivering both constant and variable reference currents in selected proportions to a plurality of stages and operational transconductive amplifiers (OTAs). This permits the ADC to maintain an optimized speed over power consumption ratio ... ###  How KEYWORD MONITOR works... a FREE service from FreshPatents1. Sign up (takes 30 seconds). 2. Fill in the keywords to be monitored. 3. Each week you receive an email with patent applications related to your keywords. Start now! - Receive info on patent apps like Driving circuit for display device or other areas of interest. ### Previous Patent Application: Delta-sigma analog-to-digital converter and method thereof Next Patent Application: Dual inductor circuit for multi-band wireless communication device Industry Class: Coded data generation or conversion ### FreshPatents.com Support Thank you for viewing the Driving circuit for display device patent info. IP-related news and info Results in 12.04304 seconds Other interesting Feshpatents.com categories: Qualcomm , Schering-Plough , Schlumberger , Seagate , Siemens , Texas Instruments , |
||
