Control of priority and instruction rates on a multithreaded processor -> Monitor Keywords
Fresh Patents
Monitor Patents Patent Organizer How to File a Provisional Patent Browse Inventors Browse Industry Browse Agents Browse Locations
     new ** File a Provisional Patent ** 
site info Site News  |  monitor Monitor Keywords  |  monitor archive Monitor Archive  |  organizer Organizer  |  account info Account Info  |  
07/19/07 | 52 views | #20070168649 | Prev - Next | USPTO Class 712 | About this Page  712 rss/xml feed  monitor keywords

Control of priority and instruction rates on a multithreaded processor

USPTO Application #: 20070168649
Title: Control of priority and instruction rates on a multithreaded processor
Abstract: A method and apparatus for controlling issue rate of instructions for an instruction thread to be executed by a processor is provided. The rate at which instructions are to be executed for an instruction thread are stored and requests are issued to cause instructions to execute in response to the stored rate. The rate at which instruction requests are issued is reduced in response to instruction executions and is increased in the absence of instruction executions. In a multi-threaded processor, instruction rate is controlled by storing the average rate at which each thread should execute instructions. A value representative of the number of instructions available and not yet issued is monitored and is decreased in response to instruction executions. Execution of instructions is prevented on a thread if the number of instructions available but not yet issued falls below a defined value. A ranking order is assigned to a plurality of instructions threads for execution on a multi-threaded processor. A plurality of metrics related to the threads and required for establishment of the rank order are provided. Each metric is assigned to a set of bits and these are assembled in a composite metric being assigned to the most significant bits and the least important metric being assigned to the least significant bits. A ranking order is then assigned to the composite metrics in dependence on their values. (end of abstract)
USPTO Applicaton #: 20070168649 - Class: 712214000 (USPTO)
Related Patent Categories: Electrical Computers And Digital Processing Systems: Processing Architectures And Instruction Processing (e.g., Processors), Instruction Issuing

[The Full Description and Claims for this patents is not available from FreshPatents.com temporarily]

We apologize for the inconvenience:
Normally the full description and claims of the patent you are viewing (20070168649, Control of priority and instruction rates on a multithreaded processor) would be available here (see sample below). However, this information from this patent is currently not available from our database.

Most likely, this is a temporary technical issue. We have logged this message and will attempt to resolve the issue. Please check back again soon.

sample




Click on the above for other options relating to this Control of priority and instruction rates on a multithreaded processor patent application.
###
monitor keywords

How KEYWORD MONITOR works... a FREE service from FreshPatents
1. Sign up (takes 30 seconds). 2. Fill in the keywords to be monitored.
3. Each week you receive an email with patent applications related to your keywords.  
Start now! - Receive info on patent apps like Control of priority and instruction rates on a multithreaded processor or other areas of interest.
###


Previous Patent Application:
Modular computing system
Next Patent Application:
Sharing a data buffer
Industry Class:
Electrical computers and digital processing systems: processing architectures and instruction processing (e.g., processors)

###

FreshPatents.com Support
Thank you for viewing the Control of priority and instruction rates on a multithreaded processor patent info.
IP-related news and info


Results in 0.19579 seconds


Other interesting Feshpatents.com categories:
Software:  Finance AI Databases Development Document Navigation Error