Electronic digital logic circuitry patents - Monitor Patents
FreshPatents.com Logo    FreshPatents.com icons
Monitor Keywords Patent Organizer File a Provisional Patent Browse Inventors Browse Industry Browse Agents



USPTO Class 326  |  Browse by Industry: Previous - Next | All     monitor keywords
Recent  |  14: Jul | Jun | May | Apr | Mar | Feb | Jan | 13: Dec | Nov | Oct | Sep | Aug | Jul | Jun | May | Apr | Mar | Feb | Jan | 12: Dec | Nov | Oct | Sep | Aug | July | June | May | April | Mar | Feb | Jan | 11: Dec | Nov | Oct | Sep | Aug | Jul | Jun | May | Apr | Mar | Feb | Jan | 10: Dec | Nov | Oct | Sep | Aug | Jul | Jun | May | Apr | Mar | Feb | Jan |  | 09: Dec | Nov | Oct | Sep | Aug | Jl | Jn | May | Apr | Mar | Fb | Jn |  | 2008 | 2007 |

Electronic digital logic circuitry

Below are recently published patent applications awaiting approval from the USPTO. Recent week's RSS XML file available below.
Listing for abstract view: USPTO application #, Title, Abstract excerpt,Patent Agent. Listing format for list view: USPTO National Class full category number, title of the patent application.
  
07/10/2014 > 1 patent applications in 1 patent subcategories.

20140191781 - Active shield with electrically configurable interconnections: Introduced is an active shield method providing security to a security critical integrated circuit against some physical attacks like probing, manipulation and modification, while providing the ability to detect any physical modification made on the active shield itself. Electrically controllable switching circuits are used to construct the upper layer conductive... Agent: Tubitak

  
07/03/2014 > 6 patent applications in 6 patent subcategories.

20140184266 - Method and apparatus for chip self deactivation: In some embodiments, provided is a processor chip including self deactivation logic to deactivate the processor chip after a threshold of qualified events have been monitored.... Agent:

20140184267 - Compensated impedance calibration circuit: Aspects of the invention provide for compensating impedance calibration circuits. In one embodiment, a compensated impedance calibration circuit, includes: a variable resistor network including a tunable resistor and a fixed resistor; and an external resistance network including a target external precision resistor and a parasitic distribution resistance; wherein a resistance... Agent: International Business Machines Corporation

20140184268 - Power conservation using gray-coded address sequencing: A multiplexer tree operable to control an output a sequence of data stored in a plurality of storage units in accordance with a non-linear address sequence that has less bit transition counts than a linear address sequence. The non-linear address sequence is provided to the selection inputs of the multiplexer... Agent: Nvidia Corporation

20140184269 - Bidirectional data exchange circuit: A bidirectional data exchange circuit (10) includes a buffer (16) having paired terminals (A1 . . . A8, B1 . . . B8), a transfer direction input (20), an input (42) for controlling the transfer direction, and a logic gate (50). In the logic gate (50), the output is connected... Agent: Thales

20140184270 - Width scalable connector for high bandwidth io interfaces: Disclosed is a scalable input/output interface that has multiple bays and includes a housing surrounding a plurality of pairs of substrates. A first substrate of the pair of substrates may have a first contact surface and a second substrate of the pair of substrates may have a second contact surface... Agent:

20140184271 - Low clock-power integrated clock gating cell: In an integrated clock gating (ICG) cell a latch is coupled to a NOR gate. The NOR gate receives an enable signal. The latch is configured to generate a latch output in response to the state of the enable signal. The latch includes a tri-state inverter. A NAND gate is... Agent:

  
06/26/2014 > 9 patent applications in 8 patent subcategories.

20140176182 - Shut-off mechanism in an integrated circuit device: Described herein are technologies related to self-disabling feature of a integrated circuit device to avoid unauthorized access to stored data information... Agent:

20140176183 - Minimum-spacing circuit design and layout for pica: PICA test circuits are shown that include a first transistor and a second transistor laid out drain-to-drain, such that a gap between respective drain regions of the first and second transistors has a minimum size allowed by a given fabrication technology.... Agent: International Business Machines Corporation

20140176184 - Nonvolatile logic circuit architecture & method of operation: Magnetoelectronic (ME) logic circuits and methods of operating the same are disclosed. Microsystems of different circuits made from different types of ME devices can be constructed and employed in applications such as sensors, smart dust, etc.... Agent:

20140176186 - Graphene multiple-valued logic device, operation method thereof, and fabrication method thereof: A graphene multiple-valued logic device and a fabrication method thereof are disclosed. The graphene multiple-valued logic device includes a substrate, a graphene channel layer disposed on the substrate, source and drain electrodes disposed at both ends of the graphene channel layer, respectively, an insulator film formed on the graphene channel... Agent: Gwangju Institute Of Science And Technology

20140176185 - Programmable logic device and semiconductor device: A programmable logic device having a small layout area even with an increasing circuit scale. The programmable logic device includes first programmable logic elements (PLEs); a second PLE; first wirings to which a signal including configuration data is supplied in a first period and which are electrically connected to respective... Agent: Semiconductor Energy Laboratory Co., Ltd.

20140176187 - Die-stacked memory device with reconfigurable logic: A die-stacked memory device incorporates a reconfigurable logic device to provide implementation flexibility in performing various data manipulation operations and other memory operations that use data stored in the die-stacked memory device or that result in data that is to be stored in the die-stacked memory device. One or more... Agent: Advanced Micro Devices, Inc.

20140176188 - Heterogeneous high-speed serial interface system architecture: One embodiment relates to an integrated circuit having a plurality of four-channel serial interface modules. Each of the plurality of four-channel serial interface modules includes a first physical medium attachment (PMA) channel circuit, a second PMA channel circuit adjacent to the first PMA channel circuit, a third PMA channel circuit... Agent: Altera Corporation

20140176189 - Dynamic voltage scaling system having time borrowing and local boosting capability: A dynamic voltage scaling system having time borrowing and local boosting capability, including: a time borrowing circuit and a local boost circuit. The time borrowing circuit connected electrically between a primary stage logic circuit and a secondary stage logic circuit is activated by an all-domain clock signal, and then generates... Agent: National Chung Cheng University

20140176190 - Coarse gating of clock tree elements: Methods relating to distribution of a clock signal to logic devices of an integrated circuit. The method includes controlling, by a logic element, the distribution of a clock signal by a dock gater and distributing the clock signal by the clock gater to at least one first logic device, wherein... Agent: Advanced Micro Devices, Inc.

  
06/19/2014 > 9 patent applications in 7 patent subcategories.

20140167811 - Quantum circuit within waveguide-beyond-cutoff: A quantum information processing system includes a waveguide having an aperture, a non-linear quantum circuit disposed in the waveguide and an electromagnetic control signal source coupled to the aperture.... Agent: International Business Machines Corporation

20140167812 - System and method for critical path replication: Disclosed is a system and method for providing a critical path replica system in a circuit. A critical path replica system is created by determining a critical path in a circuit, generating a critical path replica circuit, generating a circuit blueprint, and creating the blueprinted circuit. The circuit comprises a... Agent: Stmicroelectronics International N.v.

20140167813 - Digital clamp for state retention: Described is an apparatus which comprises: a clamp coupled between a first power supply and a second power supply; and a circuit to operate with the second power supply, wherein the clamp is operable to adjust the second power supply when the apparatus enters a low power mode.... Agent:

20140167814 - Magnetic field controlled reconfigurable semiconductor logic device and method for controlling the same: A non-volatile reconfigurable logic device executing logical operations and a memory function and controlled by a magnetic field is provided. The reconfigurable logic device includes i) at least one semiconductor device; and ii) a pair of magnetic field controlled devices respectively spaced apart from both sides of the semiconductor device... Agent: Korea Institute Of Science And Technology

20140167815 - Area reconfigurable cells of a standard cell library: An integrated circuit using area reconfigurable cells of a standard cell library includes standard cells placed adjacent with one another in rows and columns. Each of the standard cells has a boundary type and each has a body having a first pair of opposite sides and a second pair of... Agent: Broadcom Corporation

20140167816 - Memory cell with volatile and non-volatile storage: The invention concerns a memory device comprising at least one memory cell comprising: first and second pairs of cross-coupled transistors; and a first resistance switching element (202) coupled between a first supply voltage (VDD, GND) and a first transistor of said first pair of transistors and programmed to have one... Agent: Centre National De La Recherche Scientifique

20140167817 - Semiconductor device: A programmable analog device and an analog device that can retain data even when supply of a power supply potential is interrupted and consumes less power. In a semiconductor device, first to fourth transistors are used as switches in a unit cell including an analog element, and the output of... Agent: Semiconductor Energy Laboratory Co., Ltd.

20140167818 - Method and system for multiple i/o regions: Methods and/or associated devices and/or systems for creating integrated circuits (IC's) that have multiple connected I/O regions that can be designed and implemented using commonly available standard I/O libraries in conjunction with standard IC design flows and tools and in combination with one or more novel standardized I/O region interconnect... Agent:

20140167819 - Semiconductor integrated circuit device with independent power domains: A semiconductor integrated circuit device having a control signal system for avoiding failure to check an indefinite signal propagation prevention circuit, for facilitating a check included in an automated tool, and for facilitating a power shutdown control inside a chip. In the semiconductor integrated circuit device, power shutdown priorities are... Agent: Renesas Electronics Corporation

Previous industry: Electricity: measuring and testing
Next industry: Miscellaneous active electrical nonlinear devices, circuits, and systems


######

RSS FEED for 20140710: xml
Integrate FreshPatents.com into your RSS reader/aggregator or website to track weekly updates.
For more info, read this article.

######

Thank you for viewing Electronic digital logic circuitry patents on the FreshPatents.com website. These are patent applications which have been filed in the United States. There are a variety ways to browse Electronic digital logic circuitry patent applications on our website including browsing by date, agent, inventor, and industry. If you are interested in receiving occasional emails regarding Electronic digital logic circuitry patents we recommend signing up for free keyword monitoring by email.



Results in 0.11335 seconds

PATENT INFO