CROSS REFERENCE TO RELATED APPLICATIONS
This application is a division application of co-pending U.S. application Ser. No. 12/703,732, filed on Feb. 10, 2010 and included herein by reference.
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to a capacitance difference detecting method, and particularly relates to a capacitance difference detecting method that need not to measure real capacitance value of the capacitor to be detected.
2. Description of the Prior Art
In modern electronic apparatuses, the capacitor type detector, which is always applied to a touch sensing device such as a touch sensing panel, is a well know technology. However, a prior art capacitor type detector may has different problems. For example, if the capacitor type detector is utilized as the touch sensing panel, the adhesion of ITO may cause non equal capacitance. Additionally, an electronic apparatus may have the problem of parasitical capacitance, background capacitance or system distribution, which may cause low yield or high cost to examine product defect. Besides, if the background capacitance is too large but the variance for detected capacitance of the capacitor type detector is too small (for example, the capacitance variation caused by finger touch), it will be hard to determine the variation of the detecting capacitance. High resolution is needed to determine capacitance variation in this case.
FIG. 1 is a circuit diagram illustrating a prior art capacitance difference detecting circuit. In FIG. 1, the capacitance difference detecting circuit 100 utilizes a relaxation oscillator to compute capacitance value. In this case, the capacitors 101 and 103 are repeatedly charged and discharged, and a frequency of the oscillator and the value of current ID1 are utilized to compute the capacitance value of capacitors 101 and 103. The relation thereof can be shown as Equation 1, wherein FOSC indicates an oscillator frequency, Cstray indicates capacitance of the capacitor 101, and CS indicates capacitance value of the capacitor 103.
Since detail concept for such technology is well known by persons skilled in the art, it is omitted for brevity here. Such capacitance detecting method needs an ADC (analog to digital converter, not illustrated here since there are too many kinds of ADCs in this field) to detect. However, the detecting range of the ADC varies corresponding to different parasitical capacitance, background capacitance. Also, the dynamic range and the sensitivity of the ADC vary corresponding to different detecting ranges, such that the yield and production time are affected.
FIG. 2 illustrates another example of a prior art capacitance difference detecting circuit. In the capacitance difference detecting circuit 200 in FIG. 2, the ADC 201 serves to detect voltage. The detected voltage can be shown as Equation (2)
Cs indicates capacitance value of the capacitor 203, Cstray indicates capacitance value of the capacitor 205. Similar with the example shown in FIG. 1, the circuit shown in FIG. 2 also needs a high resolution ADC 201. However, in the example shown in FIG. 2, most resolution bits of the ADC 201 are wasted on Cstray+Cs, such that the sensitivity and the dynamic range of detecting operation decrease. Besides, in Equation (2), the noise of the system affects Vs, and correspondingly affects the output of the ADC 201.
According to above mentioned description, the real capacitance value are detected in the prior art. Accordingly, error measurement may be caused due to parasitical capacitance, background capacitance or different kinds of noises.
SUMMARY OF THE INVENTION
Therefore, one objective of the present invention is to provide a capacitor detecting method, which can detect capacitance variation without detecting real capacitance values.
One embodiment of the present invention discloses a capacitance difference detecting method, comprising: (a) utilizing a voltage control unit to cooperate with a first capacitor to be detected and a second capacitor to be detected to generate a first voltage and a second voltage; and (b) computing a capacitance difference between the first capacitor to be detected and the second capacitor to be detected according to the first voltage, the second voltage and a parameter of the voltage control unit.
According to above-mentioned embodiments, capacitance variation can be detected without detecting real capacitance value, and the comparator offset can be ignored. Additionally, differential input can effectively suppress common model disturbance. Also, capacitance difference is not related with power source such that PSRR can be improved. Moreover, the utilization of only one comparator and a simple digital logic controller can save power and has the advantage of high resolution.
These and other objectives of the present invention will no doubt become obvious to those of ordinary skill in the art after reading the following detailed description of the preferred embodiment that is illustrated in the various figures and drawings.
BRIEF DESCRIPTION OF THE DRAWINGS
FIGS. 1 and 2 are circuit diagrams illustrating prior art capacitance difference detecting circuits.
FIG. 3 illustrates a capacitance difference detecting circuit according to one embodiment of the present invention.
FIG. 4 illustrates a capacitance detecting method according to one embodiment of the present invention.
Certain terms are used throughout the description and following claims to refer to particular components. As one skilled in the art will appreciate, electronic equipment manufacturers may refer to a component by different names. This document does not intend to distinguish between components that differ in name but not function. In the following description and in the claims, the terms “include” and “comprise” are used in an open-ended fashion, and thus should be interpreted to mean “include, but not limited to . . . ”. Also, the term “couple” is intended to mean either an indirect or direct electrical connection. Accordingly, if one device is coupled to another device, that connection may be through a direct electrical connection, or through an indirect electrical connection via other devices and connections.
FIG. 3 is a schematic diagram illustrating a capacitance difference detecting circuit 300 according to an embodiment of the present application. The capacitance difference detecting circuit 300 comprises a control circuit 301, a first capacitor to be detected 303, a second capacitor to be detected 305, a voltage control unit 307 and constant capacitors 309, 311. The control circuit 301 serves to generate a control signal CSI according to a first voltage V1 and a second voltage V2. The voltage control unit 307 serves to cooperate a first capacitor to be detected 303, a second capacitor to be detected 305, a voltage control unit 307 and the control the constant capacitors 309, 311 to control first voltage V1 and the second voltage V2, according to a control signal CSI. In this embodiment, the voltage control unit 307 can be a variable capacitor or a capacitor matrix, and the control circuit 301 also includes a comparator 313 and a control signal generator 315. The comparator 313 compares the first voltage V1 and the second voltage V2 and outputs a comparison result signal at the output terminal. The control signal generator 315, which can be a digital logic controller, generates the control signal CSI according to the comparison result signal. However, the voltage control unit 307 can be applied by other devices, and the control circuit 301 can include other devices as well. Additionally, the constant capacitors 309, 311 are background capacitors or other constant capacitors that exist in an electronic system, but the constant capacitors 309, 311 can also be the capacitors that are extra-provided capacitors.
Under this structure, the difference value of the first capacitor to be detected 303 and the second capacitor to be detected 305 can be acquired if the first voltage V1 and the second V2 is adjusted to be the same via the control circuit 301, as shown in Equations (3) and (4).
In Equations (3) and (4), CST indicates background capacitance value, CS1 indicates the capacitance value of the first capacitor to be detected 303, CS2 indicates the second capacitor to be detected 305, Cdf indicates an average for a difference value of the first capacitor to be detected 303 and the second capacitor to be detected 305, CDA indicates the capacitance value of the voltage control unit 307, CST1 indicates a value of the capacitor 309, and CST2 indicates a value of the capacitor 311. As shown in following equations, Cdf can be computed according to CS, CS1/CS2/CST1, CST2/Cdf and CDA as shown in Equation (3), when a difference between the first voltage V1 and the second voltage V2 is set to be 0. Besides, if the first capacitor to be detected 303 and the second capacitor to be detected 305 vary due to system noise or other reasons, the capacitance difference between the first capacitor to be detected 303 and the second capacitor to be detected 305 2 (Cdf2−Cdf1) can be computed according to CST1, CST2, CDA1 and CDA2.