FreshPatents.com Logo
stats FreshPatents Stats
2 views for this patent on FreshPatents.com
2014: 1 views
2012: 1 views
Updated: October 13 2014
newTOP 200 Companies filing patents this week


    Free Services  

  • MONITOR KEYWORDS
  • Enter keywords & we'll notify you when a new patent matches your request (weekly update).

  • ORGANIZER
  • Save & organize patents so you can view them later.

  • RSS rss
  • Create custom RSS feeds. Track keywords without receiving email.

  • ARCHIVE
  • View the last few months of your Keyword emails.

  • COMPANY DIRECTORY
  • Patents sorted by company.

Follow us on Twitter
twitter icon@FreshPatents

Semiconductor chip attach configuration having improved thermal characteristics

last patentdownload pdfdownload imgimage previewnext patent


Title: Semiconductor chip attach configuration having improved thermal characteristics.
Abstract: An array of metal bodies are attached to a metal carrier by forming Metal bodies form metal inter-diffusions with carrier. The metal bodies are coined to form flattened body ends. A polymeric adhesive precursor is disposed onto the array and a semiconductor chip having a first surface including circuitry and an opposite second surface free of circuitry is attached to the adhesive precursor so that the second chip surface is in contact with the flattened ends of the arrayed metal bodies, which stop at the second surface. ...


Browse recent Texas Instruments Incorporated patents - Dallas, TX, US
Inventors: Kapil Heramb Sahasrabudhe, Jayprakash Vijay Chipalkatti
USPTO Applicaton #: #20120094441 - Class: 438118 (USPTO) - 04/19/12 - Class 438 
Semiconductor Device Manufacturing: Process > Packaging (e.g., With Mounting, Encapsulating, Etc.) Or Treatment Of Packaged Semiconductor >Including Adhesive Bonding Step

view organizer monitor keywords


The Patent Description & Claims data below is from USPTO Patent Application 20120094441, Semiconductor chip attach configuration having improved thermal characteristics.

last patentpdficondownload pdfimage previewnext patent

CROSS-REFERENCE TO RELATED APPLICATIONS

This Application is a Continuation of and claims priority to U.S. patent application Ser. No. 12/562,385 filed on Sep. 18, 2009, incorporated herein by reference for all purposes.

FIELD

Embodiments of the invention are is related in general to the field of semiconductor devices and processes, and more specifically to the structure and fabrication method of thermally improved semiconductor devices having the chips attached to the metallic substrate by metal balls in addition to the metal-filled polymeric adhesive.

DESCRIPTION OF RELATED ART

Removing the thermal heat generated by active components during device operation belongs to the most fundamental challenges in integrated circuit technology. In order to keep the active components at their optimum (low) operating temperatures and speed, this heat must continuously be dissipated and removed to outside heat sinks. This effort becomes increasingly harder, the higher the energy density gets.

When a semiconductor chip includes the circuitry on one surface, the opposite surface is commonly attached to a carrier such as the metal pad of a leadframe or a substrate. The attachment is usually performed by an adhesive such as an epoxy-based or polyimide-based polymeric resin. The adhesive is applied as a low viscosity precursor, typically by using a syringe to drop a small resin volume onto the carrier. The chip is then pressed onto the spreading compound to form a layer typically between 50 and 80 μm thick. Thereafter, the resin is hardened by polymerization at elevated temperatures (150 to 220° C. for 20 to 30 min), known as the curing process.

The most effective approach to heat removal focuses on transport of the thermal energy from the circuitry through the chip thickness to the attachment surface and then through the adhesive precursor to the chip carrier, which is preferably fully metallic. In order to increase the thermal conductivity of the precursor, silver particles of a length between about 5 to 50 μm are finely distributed in the resin. The most suitable filling coefficient has been found to be between about 80 and 90 volume %, resulting in a compound thermal conductivity λ typically between 3 to 6 W m−1 K−1. Due to the method of application, the silver particles are predominantly oriented horizontally so that the dispersed metal particles are connected only at small points and the interface between chip and compound and the interface between carrier and compound are resin-rich, contributing to the low effective thermal conductivity of the compound.

The steps of applying the low viscosity precursor, pressing the chip onto the compound, and hardening the precursor by polymerization are performed under tight process controls to ensure uniformity of the layer thickness and chemical composition. Unequal uniformity distributions have been found to be sensitive to thermomechanical stresses, fatigue, and the opening of microcracks, which eventually may lead to delamination of the chip from the carrier.

SUMMARY

Applicants recognized that the ever shrinking component feature sizes and increasing density of device integration, coupled with an ever increasing device speed and density of power (for example on a power FET, field effect transistor) are resulting in a thermal energy generation, which can no longer be reliably removed by the low thermal conductivity of the polymeric compound layer between chip and carrier. Applicants realized, however, that a filler loading higher than 90 volume %, while increasing the probability of metal to metal contact and thus improving the compound thermal conductivity, would lower the adhesive content and thus reduce the mechanical bonding strength, and would result in higher viscosity leading to dispensing challenges.

Applicants further found that the simple replacement of the adhesive resin layer by a solder layer of tin (λSn67 W m−1 K−1) or of eutectic gold/germanium alloy (12.5 weight % Ge, λAu 317 W m−1 K−1, λGe 60 W m−1 K−1) leads to unacceptable microcracking of the layer and delamination of chip and carrier. In addition, metallic chip attach layers are more expensive than metal-filled epoxy materials and require back side metallization of the chips.

Applicants solved the problem of greatly increasing the thermal conductivity of the chip-to-carrier attachment layer and simultaneously avoiding microcracks and delamination, by first attaching across the carrier area an array of metal bodies, preferably made of copper (λCu 401 W m−1 K−1) or of gold (λAu 317 W m−1 K−1), and then filling the space between these bodies with the silver-filled adhesive compound. When the chip surface opposite to the circuitry-carrying surface is attached to the adhesive, the circuitry-free chip side gets in contact with the metal bodies, which stop at the circuitry-free chip side.

The array of metal bodies may be created by automated wire bonders, which form free air balls from copper wire or gold wire at the tip of a capillary and press the hot balls against the carrier surface for attachment, in the process forming metal interdiffusions between balls and carrier and forming tapered metal bodies resembling truncated cones. After wire break-off, a coining process flattens the body breakage area. The pattern of the array is controlled by the bonder computer and can thus easily be customized for different device types. A preferred pattern includes coined bodies spaced regularly in x- and y-directions in order to dramatically increase the thermal conductivity of the attachment layer generally.

Additional preferred patterns include locally enhanced body concentrations at spots identified of having high stress (such as chip corners) or high temperatures (hot spots of the operating integrated circuit). For the metal body concentrations at high stress spots, applicants have discovered that microcracks in the adhesive, which might originate for instance at the assembly corners, are regularly deflected or outright stopped at the metal bodies. Consequently, concentrations of metal bodies in chip corners make the assembly robust against delamination.

For the metal body concentrations at hot spots of the operating circuit, applicants demonstrated the local cooling effect and thus the prevention of the dreaded second breakdown phenomenon (leading to destructive local melting of silicon) caused by local thermal runaway.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 shows a schematic cross section of a semiconductor device according to the invention, the device having the chip attached to a (metallic) carrier by layer of an adhesive polymeric compound and an array of metal bodies for transferring heat and stopping microcracks.

FIG. 2 illustrates a schematic top view of a semiconductor device carrier with metal bodies attached in an array according to the invention, the array including a regularly spaced pattern in x- and y-directions as well as enhanced concentrations in locations of thermal hot spots and high thermomechanical stresses.

FIG. 3 shows a schematic cross section of a semiconductor device illustrating the flow of thermal energy through the chip attach layer.

FIG. 4 is a schematic top view of a semiconductor device carrier with attached metal bodies and a polymeric adhesive compound, illustrating the deflection and stoppage by the metal bodies of microcracks in the compound or at the compound-to-metal-carrier interface.

FIG. 5 shows schematically the flow of certain process steps of the method for fabricating a semiconductor device with enhanced thermal conductivity of the attachment layer as an embodiment of the invention.

FIG. 6 is a schematic cross section of a squeezed spheroid metal body, resembling a truncated cone, created by wire bonding technology as an embodiment of the computer-controlled methodology to fabricate customized array patterns of the metal bodies.

DETAILED DESCRIPTION

OF THE PREFERRED EMBODIMENTS

FIG. 1 illustrates an exemplary semiconductor device, generally designated 100, exhibiting features of the present invention. Specifically, the example of FIG. 1 may be a power device. A semiconductor chip 101 has a first surface 101a with the integrated circuit and an opposite second surface 101b free of circuitry. The second surface 101b is assembled on a metallic carrier 102 by an attachment layer 103, which has a thickness 103a. Included in layer 103 are metal bodies 104 and an adhesive polymeric compound 105 between bodies 104. Metal bodies 104 extend from the metal carrier 102 to the second chip surface 101b, stop at the second surface, and are in thermal contact both with the chip and the carrier. The adhesive polymeric compound 105 extends between the bodies 104, filling the space of thickness 103a between chip and carrier, and preferably forms a meniscus 105a along the chip edges.

FIG. 1 indicates that the terminals of the chip circuitry on surface 101a are connected by metal wires 110 to the leads 111 for external connections, for instance the leads of a leadframe. Wires 110 have a preferred thickness between about 18 and 33 μm and are connected to the chip terminals by balls 112, created by the ball bonding methodology (see below). For protection of the circuitry and the thin wires 110, the assembled chip is encapsulated in compound 120, preferably an epoxy-based molding compound filled with inorganic filler particles. Carrier 102 is preferably the metallic chip-attachment pad of a leadframe, which is preferably made of a copper alloy. Alternatively, carrier 102 may be any substrate of high thermal conductivity, preferably with a metalized surface.

As FIG. 1 shows, chip 101 is oriented so that the active circuitry is located on surface 101a, opposite to the circuitry-free surface 101b, which is in contact with attachment layer 103. When the circuitry is operating, the active components create heat, and removing the thermal energy belongs to the most fundamental challenges in integrated circuit technology. The thermal flux Q per unit time traverses first the thickness of the semiconductor chip, which has high thermal conductivity, and then has to be transported through the thickness 103a of the attachment layer 103. Q is equal to the product of thermal conductivity A multiplied by the gradient of temperature T, in the direction of decreasing temperature, and by the area q perpendicular to the temperature gradient:

dQ/dt=−λ·(grad T)·q.

The thermal flux Q is in the direction of the temperature difference and is proportional to the magnitude of that difference and to the thermal conductivity λ, a materials characteristic. When, over the length l, the temperature drop is steady and uniform from the high temperature T2 of the active circuitry to the low temperature T1 the carrier, then (grad T) reduces to (T2−T1)/l:

dQ/dt=−λ·(q/l)·(T2−T1).

λ·(q/l) is called the thermal conductance, and the inverse value l/(λ·q) is called thermal resistance. In the present invention, the improvement of λ·q is provided by the high thermal conductivity of the metal bodies 104 distributed over the geometry of the attachment area. Improved thermal conductivity λ results in enhanced thermal flux vertically away from the heat-generating active components on the active surface 101a of the semiconductor chip 101.

The adhesive polymeric compound 105 is preferably an epoxy-based formulation; it includes finely distributed silver particles of a length between 5 and 50 μm as fillers in a concentration between about 80 and 90 volume %. The resulting thermal conductivity of the compound is between about 3 and 6 W m−1 K−1. In contrast, the thermal conductivity of the metal for bodies 104 is approximately two orders of magnitude higher. Preferred metal choices for bodies 104 include copper with the thermal conductivity λCu=401 W m−1 K−1; gold with the thermal conductivity λAu=317 W m−1 K−1; silver with the thermal conductivity λAg=429 W m−1 K−1; aluminum with the thermal conductivity λAl=237 W m−1 K−1; and alloys of these and other metals with interim thermal conductivity values.

As stated above, metal bodies 104 are in contact both with carrier 102 and the chip surface 101b free of circuitry (in addition, they form metal interdiffusions with the carrier metal). Consequently, the height of metal bodies 104 determines the thickness 103a of the attachment layer 103. When bodies 104 are fabricated by the wire ball-bonding method well known in semiconductor technology (see below), the preferred layer thickness 103a is in the range from about 35 to 70 μm.

The example of FIG. 1 indicates that the distance center-to-center between adjacent metal bodies 104 may have one value 104a for some bodies, but a different value 104b for other bodies. This feature is shown in more detail in FIG. 2, which displays the distribution of metal bodies 104 across the whole area 201 of carrier 102 covered by the attached chip. It is a technical advantage when one set of metal bodies is arrayed in a regularly spaced pattern in x- and y-directions, because the regularly spaced pattern of bodies 104 provides a thermal conductivity for the attachment layer significantly higher than the thermal conductivity of the adhesive polymeric compound filling the bulk of the attachment layer. In FIG. 2, the pitch in x-direction is designated 204a and the pitch in y-direction is designated 204b. In FIG. 2, the pitch 204b is identical to the pitch 204a, but in other devices pitch 204b may be different from pitch 204a.

It is an additional technical advantage when another, additional set of metal bodies is arrayed in locally enhanced concentrations. As shown in FIG. 2, one additional group 210 of locally enhanced concentrations may be in locations of thermal hot spots, which vary from device type to device type and are identified in advance by thermal modeling of the circuit operation of each device type. For group 210, the pitch 214a of metal bodies in x-direction may be the same as the pitch 214b in y-direction, or it may be different. The placement of metal bodies with their high thermal conductivity directly under the circuit hot spots provides an excellent local cooling effect and thus prevents the dreaded second breakdown phenomenon, which is caused by local thermal runaway and may initiate destructive local re-melting of silicon.

FIG. 3 illustrates schematically the thermal flux through the attachment layer 102 in the presence of the metal bodies. The strong arrows 301 indicate the thermal flux through the metal bodies 104, and the weak arrows 302 indicate the thermal flux through the metal-filled adhesive polymer compound 105. As stated above, the thermal conductivity of the metal bodies is approximately hundred times higher than the thermal conductivity of the metal-filled polymer compound.

Referring to FIG. 2, another, additional group 220 of locally enhanced metal body concentrations may be in locations of high thermomechanical stresses. Prime examples of very high stress locations are the corners of attached semiconductor chips. FIG. 2 depicts additional, enhanced metal body concentration groups 220 on the carrier in all four corners of the area, which will be covered by the attached chip. For group 220, the pitch 224a of metal bodies in x-direction may be the same as the pitch 220b in y-direction, or it may be different. Further, the pitches 214a, 214b, 224a, and 224b may be identical or may be different. The technical advantage of metal bodies in high stress spots is based on the observation that microcracks in the hardened adhesive compound, which might originate for instance at the assembly corners, are regularly deflected or outright stopped at the metal bodies. Consequently, concentrations of metal bodies in chip corners make the assembly robust against delamination.

This technical advantage is schematically depicted in FIG. 4. Nascent microcracks are indicated by the arrows 401 originating at the edges of the hardened attachment compound. According to the energy-balance concept for crack formation in brittle solids, a change in the length of a nascent crack or notch cannot change the sum of all energies; in other words, the sum of surface energy and mechanical energy has to stay constant. This means for a crack extension that the surface energy may generally increase, but the mechanical energy has to decrease. The mechanical energy itself consists of the sum of the strain potential energy stored in the material and the potential energy of the outer applied loading system. This says, whenever any of these energies can assume a lower value, the freed energy can be invested in generating more surface for an expanding crack.

Whenever stress is applied, for instance during device operation or testing of the semiconductor device, so that it is larger than the failure stress, a nascent crack (401 in FIG. 4) may propagate spontaneously and without limit—unless it is stopped or arrested. The failure stress at the crack front, in turn, is proportional to the free surface energy per unit area and to Young\'s modulus (a material constant), and inverse proportional to the length of the starter crack or notch.

The present invention includes the fabrication of clusters of metal bodies in regions of high thermomechanical stresses in order to transform the hardened attachment compound into reinforced composites with considerable toughness against fracture and propagation of nascent cracks. The main contribution to this toughness comes from the intrinsic adhesion energies of the components. The toughening is attributable to shielding processes, notably bridging, where the reinforcing phases are left intact as ligaments at the crack interface. Effective toughening is based on the existence of suitably weak interfaces to allow debonding between the insulators and the reinforcing metal structures, and energy dissipation within the ensuing bridges at separation. Tolerance against large stress and strain to failure has been observed, with the crack resistance energy per unit area increasing up to an order of magnitude.

If a crack were able to penetrate the first line or row of metal bodies in the cluster 220 next to the chip edge by breaking through a weak flaw, or due to rupturing of the metal body, it would loose its energy in debonding and would be arrested by one of the next bodies. With these metal bodies in the cluster 220, the hardened compound can preserve its stiffness, but the metal structures enhance toughness and energy absorption capacity. If no full-scale plastic zone develops about the crack tip, the shielding is predominantly associated with dissipation of plastic energy at the metal across the crack interface.

Detailed modeling confirmed the benefit of metal bodies in the attachment layer for lowering of the device temperature by improved thermal conductance and for avoiding microcracks and chip delamination. As an example, for chip attach with standard adhesive polymeric compounds, several locations of a chip may reach 130° C. during operation. After inserting metal bodies in clusters where operating hot spots appeared, no chip location reached a temperature higher than 117° C. This temperature could be lowered by adding metal bodies in an array of regular pattern. Thermomechanical stress was significantly reduced, and in no location were delaminations observed between chip and carrier.

Another embodiment of the invention is a method for attaching a chip to a carrier to maximize the thermal device characteristics. Certain process steps of the method are listed in FIG. 5. The method starts in step 501 by selecting a carrier 102, preferably the chip attach pad of a metallic leadframe, alternatively a metalized portion of a substrate with high thermal conductivity. In step 502, an array of metal bodies 602 (which will become metal bodies 104, 210, and 220 in FIG. 2) is attached to carrier 102. The preferred process for creating the metal bodies 602, indicated in FIG. 5 by a modified wire bonding technique, is described below.

In process step 503, the metal bodies 602 are coined to ensure uniform height of the bodies and a flattened body surface; the coined bodies have been designated 104. In the coining process, the coining tool, designated 503a, is preferably a stiff, flat board or a stamper, preferably made of tungsten stainless steel with a titanium/tungsten coating. The toll is placed horizontally over the array of bodies. Then, the tool is pressed onto the array to create a flat end for all bodies and concurrently ensure uniform height for all bodies of the array. In a modified coining process, each freshly formed metal body is coined individually right after its formation step.



Download full PDF for full patent description/claims.

Advertise on FreshPatents.com - Rates & Info


You can also Monitor Keywords and Search for tracking patents relating to this Semiconductor chip attach configuration having improved thermal characteristics patent application.
###
monitor keywords



Keyword Monitor How KEYWORD MONITOR works... a FREE service from FreshPatents
1. Sign up (takes 30 seconds). 2. Fill in the keywords to be monitored.
3. Each week you receive an email with patent applications related to your keywords.  
Start now! - Receive info on patent apps like Semiconductor chip attach configuration having improved thermal characteristics or other areas of interest.
###


Previous Patent Application:
Method of making a semiconductor chip assembly with a bump/base/ledge heat spreader, dual adhesives and a cavity in the bump
Next Patent Application:
Pass-through 3d interconnect for microelectronic dies and associated systems and methods
Industry Class:
Semiconductor device manufacturing: process
Thank you for viewing the Semiconductor chip attach configuration having improved thermal characteristics patent info.
- - - Apple patents, Boeing patents, Google patents, IBM patents, Jabil patents, Coca Cola patents, Motorola patents

Results in 0.54778 seconds


Other interesting Freshpatents.com categories:
Qualcomm , Schering-Plough , Schlumberger , Texas Instruments ,

###

Data source: patent applications published in the public domain by the United States Patent and Trademark Office (USPTO). Information published here is for research/educational purposes only. FreshPatents is not affiliated with the USPTO, assignee companies, inventors, law firms or other assignees. Patent applications, documents and images may contain trademarks of the respective companies/authors. FreshPatents is not responsible for the accuracy, validity or otherwise contents of these public document patent application filings. When possible a complete PDF is provided, however, in some cases the presented document/images is an abstract or sampling of the full patent application for display purposes. FreshPatents.com Terms/Support
-g2-0.215
     SHARE
  
           

FreshNews promo


stats Patent Info
Application #
US 20120094441 A1
Publish Date
04/19/2012
Document #
13330195
File Date
12/19/2011
USPTO Class
438118
Other USPTO Classes
438121, 257E21499
International Class
01L21/50
Drawings
6



Follow us on Twitter
twitter icon@FreshPatents